1-MSPS, 3.3V - 4.8V, ULTRA LOW POWER, 10-BIT SAR ANALOG-TO-DIGITAL CONVERTER

FEATURES

- Single 3.3V to 4.8V Supply Operation for XC7477E
- Fast Throughput Rate: 1 MSPS for XC7477E
- \rightarrow ±1LSB INL, ±1LSB DNL
- No Pipeline Delays
- ➤ SPI/DSP/MICROWIRE™/QSPI™ Compatible Serial Interface
- Variable Power Management
- Low Power (XC7477E typical):2.30mW (3.3V, 1MSPS)9.80mW (4.5V, 1MSPS)
- Second-Source for AD7477
- 6-Pin SOT-23 Package

APPLICATIONS

- Battery Powered Systems
 Personal digital assistants
 Medical instruments
 Mobile communications
- Instrumentation and Control Systems
- Data Acquisition Systems
- High Speed Modems
- Optical Sensors






Figure 1. Functional Block Diagram

DESCRIPTION

The XC7477E is a 10-bit, high speed, low power, and small-sized Successive-Approximation-Register (SAR)

ADC. This device can operate from a single 3.3 V to 4.8 V supply with a 1-MSPS throughput.

The XC7477E is available in a 6-pin SOT-23 package and has an operating temperature range of -40°C to 85°C.

The XC7477E is a drop-in replacement for the AD7477.

SPECIFICATIONS

At-40°C to 85°C, fsample = 1 MSPS and fsclk = 20 MHz if 3.3 V \leq VDD \leq 4.8 V. (unless otherwise noted)

PARAMETER	TEST CONDITIONS	XC7476E			XC7477E			XC7478E			LINUTO
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
SYSTEM PERFORMANCE											
Resolution			12			10			8		Bits
No missing codes			12			10			8		Bits
Integral linearity		-1.2	5	1.25	-1		1	-0.5	;	0.5	LSB
Differential linearity		-1		1	-1		1	-0.5	;	0.5	LSB
fsample Throughput rate	fsclk = 20 MHz, 3.3 V ≤ VDD ≤ 4.8 V		1			1			1		MSPS
SNR	fin = 100 kHz	72		61.5		49.5		dB			
THD	fin = 100 kHz	-82		-73.5		-66		dB			

XC7477E

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS	
IDD Supply current,	Digital inputs = 0 V or V _{DD}	fsample = 1000 KSPS, fsclk = 20 MHz, Vdd = 3.3 V		0.70	1.55		
		fsample = 1000 KSPS, fsclk = 20 MHz, Vdd = 4.5 V		2.18	3.42	m A	
		fsample = 800 KSPS, fsclk = 16 MHz, Vdd = 3.3 V	0.58		1.26	mA	
		fsample = 800 KSPS, fsclk = 16 MHz, Vdd = 4.5 V		1.75	2.78		
POWER DISSIPATION, XC7477E							
Normal operation		$f_{SAMPLE} = 1000 \text{ KSPS}, f_{SCLK} = 20 \text{ MHz}, V_{DD} = 3.3 \text{ V}$		2.30	5.10	mW	
		$f_{SAMPLE} = 1000 \text{ KSPS}, f_{SCLK} = 20 \text{ MHz}, V_{DD} = 4.5 \text{ V}$		9.80	15.4	mW	

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

TERMINAL		DESCRIPTION				
NAME	NO.	DESCRIFTION				
V_{DD}	1	Power Supply Input.				
GND	2	The ground return for the supply and signals.				
V _{IN}	3	Analog Input. This signal can range from 0 V to V_{DD} .				
SCLK	4	Digital clock input. This clock directly controls the conversion and readout processes.				
SDATA	5	Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.				
CS	6	Chip Select. On the falling edge of $\overline{\text{CS}}$, a conversion process begins.				

TYPICAL CONNECTION

Figure 3 shows a typical connection diagram for the XC7477E. The 4.5 V supply should come from a stable power supply such as an LDO. The supply to XC7477E should be decoupled to the ground. A 1- μ F and a 10-nF decoupling capacitor are required between the V_{DD} and GND pins of the converter. This capacitor should be placed as close as possible to the pins of the device. Always set the V_{DD} supply to be greater than or equal to the maximum input signal to avoid saturation of codes.




Figure 3. Typical Circuit Configuration

TIMING DIAGRAM




Figure 4. Timing Diagram

The conversion is initiated on the falling edge of $\overline{\text{CS}}$. The device outputs data while the conversion is in progress, and it requires 14 serial clock cycles to complete the conversion and access the full results. The XC7477E data word contains 4 leading zeros, followed by 10-bit data in MSB first format.


Once a data transfer is complete, SDATA will return to the tri-state mode, and another conversion can be initiated after the quiet time has elapsed by again bringing $\overline{\text{CS}}$ low.


POWER-DOWN MODE

The XC7477E has an auto power-down feature. Besides powering down all circuitry, the converter consumes only a small amount of current in this mode. The device automatically wakes up when \overline{CS} falls. However, not all of the functional blocks are fully powered until sometime before the third falling edge of SCLK. The device powers down once it reaches the end of conversion which is the 14th falling edge of SCLK for the XC7477E. The device enters power down mode if \overline{CS} goes high before the 10th SCLK falling edge. Ongoing conversion stops and SDATA goes to three-state under this power down condition.

These converters achieve lower power dissipation for a fixed throughput rate by using higher SCLK frequencies. Higher SCLK frequencies reduce the acquisition time and conversion time. This means the converters spend more time in auto power-down mode per conversion cycle. For a particular SCLK frequency, the acquisition time and conversion time are fixed. Therefore, a lower throughput increases the proportion of the time the converters are in power down, thereby reducing power consumption.


OUTLINE DIMENTIONS







TOP VIEW

RECOMMENDED LAND PATTERN





SIDE VIEW



NOTE:

- ALL DIMENSIONS ARE IN MILLIMETERS.
 PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH,
 PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-178, VARIATION AB. 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTES

- 1. Unpacked ICs, tube-mounted ICs, etc. must be stored in a drying cabinet, and the humidity in the drying cabinet < 20% R.H.
- 2. After access, the components are stored in an electrostatic packaging protective bag.
- 3. Anti-static damage: the device is an electrostatic sensitive device, and sufficient anti-static measures should be taken during transmission, assembly and testing.
- 4. The user should conduct a visual inspection before use, and the bottom, side and surrounding of the circuit can be welded only if it is bright. If oxidation occurs, the circuit can be processed by means of oxidation, and the circuit must be soldered within 12 hours after processing.