


Trickle Charge Timekeeping Chip

Features

- Real time clock counts seconds, minutes hours, date of the month, month, day of the week, and year with leap year compensation valid up to 2100
- 31 x 8 RAM for scratchpad data storage
- Serial I/O for minimum pin count
- 2.0–5.5V full operation
- Uses less than 300 nA at 2.0V
- Single-byte or multiple-byte (burst mode) data transfer for read or write of clock or RAM data
- Simple 3-wire interface
- TTL-compatible (V_{CC} = 5V)
- Optional industrial temperature range –40°C to +85°C
- DS1202 compatible
- Recognized by Underwriters Laboratory



Ordering Information

DEVICE	Package Type	MARKING	Packing	Packing Qty
DS1302N	DIP-8	DS1302,1302	TUBE	2000pcs/box
DS1302ZN	DIP-8	DS1302Z,1302Z	TUBE	2000pcs/box
DS1302M/TR	SOP-8	DS1302,1302	REEL	2500pcs/reel
DS1302ZM/TR	SOP-8	DS1302Z,1302Z	REEL	2500pcs/reel
DS1302MM/TR	MSOP-8	DS1302,1302	REEL	3000pcs/reel
DS1302ZMM/TR	MSOP-8	1302Z	REEL	3000pcs/reel
DS1302DQ/TR DS1302DQ3/TR	DFN-8 3*3	DS1302,1302	REEL	5000pcs/reel
DS1302ZDQ/TR DS1302ZDQ3/TR	DFN-8 3*3	1302Z	REEL	5000pcs/reel



Description

The DS1302 Trickle Charge Timekeeping Chip contains a real time clock/calendar and 31 bytes of static RAM. It communicates with a microprocessor via a simple serial interface. The real time clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The end of the month date is automatically adjusted for months with less than 31 days, including corrections for leap year. The clock operates in either the 24–hour or 12–hour format with an AM/PM indicator Interfacing the DS1302 with a microprocessor is simplified by using synchronous serial communication.

Only three wires are required to communicate with the clock/RAM: (1) RST (Reset), (2) I/O (Data line), and (3) SCLK (Serial clock). Data can be transferred to and from the clock/RAM 1 byte at a time or in a burst of up to 31 bytes. The DS1302 is designed to operate on very low power and retain data and clock information on less than 1 microwatt.

The DS1302 is the successor to the DS1202. In addition to the basic timekeeping functions of the DS1202, the DS1302 has the additional features of dual power pins for primary and back–up power supplies, programmable trickle charger for V_{CC1} , and seven additional bytes of scratchpad memory.

Block Diagram





Figure 1



Pin Assignment



Pin Description

Pin No.	Pin Name	Description
1	VCC2	Power Supply Pins
2	X1	32.768 kHz Crystal Pins
3	X2	32.768 kHz Crystal Pins
4	GND	Ground
5	RST	Reset
6	I/O	Data Input/Output
7	SCLK	Serial Clock
8	VCC1	Power Supply Pins

Signal Descriptions

 $V_{\text{CC1}} - V_{\text{CC1}}$ provides low power operation in single supply and battery operated systems as well as low power battery backup. In systems using the trickle charger, the rechargeable energy source is connected to this pin.

 V_{CC2} – Vcc2 is the primary power supply pin in a dual supply configuration. V_{CC1} is connected to a backup source to maintain the time and date in the absence of primary power.

The DS1302 will operate from the larger of V_{CC1} or V_{CC2} . When V_{CC2} is greater than V_{CC1} + 0.2V, V_{CC2} will power the DS1302. When V_{CC2} is less than V_{CC1} , V_{CC1} will power the DS1302.

SCLK (Serial Clock Input) – SCLK is used to synchronize data movement on the serial interface.

I/O (Data Input/Output) - The I/O pin is the bi-directional data pin for the 3-wire interface.

RST (Reset) - The reset signal must be asserted high during a read or a write.

X1, X2 — Connections for a standard 32.768 kHz quartz crystal. The internal oscillator is designed for operation with a crystal having a specified load capacitance of 6 pF. For more information on crystal selection and crystal layout considerations, please consult Application Note 58, "Crystal Considerations with Real Time Clocks." The DS1302 can also be driven by an external 32.768 kHz oscillator. In this configuration, the X1 pin is connected to the external oscillator signal and the X2 pin is floated.



Command Byte

The command byte is shown in Figure 2. Each data transfer is initiated by a command byte. The MSB (Bit 7) must be a logic 1. If it is 0, writes to the DS1302 will be disabled. Bit 6 specifies clock/calendar data if logic 0 or RAM data if logic 1. Bits 1 through 5 specify the designated registers to be input or output, and the LSB (bit 0) specifies a write operation (input) if logic 0 or read operation (output) if logic 1. The command byte is always input starting with the LSB (bit 0).

Address/Command Byte




Figure 2

Reset And Clock Control

All data transfers are initiated by driving the \overline{RST} input high. The \overline{RST} input serves two functions. First, \overline{RST} turns on the control logic which allows access to the shift register for the address/command sequence. Second, the \overline{RST} signal provides a method of terminating either single byte or multiple byte data transfer.

A clock cycle is a sequence of a falling edge followed by a rising edge. For data inputs, data must be valid during the rising edge of the clock and data bits are output on the falling edge of clock. If the \overline{RST} input is low all data transfer terminates and the I/O pin goes to a high impedance state. Data transfer is illustrated in Figure 3. At power–up, \overline{RST} must be a logic 0 until $V_{CC} > 2.0$ volts. Also SCLK must be at a logic 0 when \overline{RST} is driven to a logic 1 state.

Data Input

Following the eight SCLK cycles that input a write command byte, a data byte is input on the rising edge of the next eight SCLK cycles. Additional SCLK cycles are ignored should they inadvertently occur. Data is input starting with bit 0.

Data Output

Following the eight SCLK cycles that input a read command byte, a data byte is output on the falling edge of the next eight SCLK cycles. Note that the first data bit to be transmitted occurs on the first falling edge after the last bit of the command byte is written. Additional SCLK cycles retransmit the data bytes should they inadvertently occur so long as \overline{RST} remains high. This operation permits continuous burst mode read capability. Also, the I/O pin is tri–stated upon each rising edge of SCLK. Data is output starting with bit 0.

Burst Mode

Burst mode may be specified for either the clock/calendar or the RAM registers by addressing location 31 decimal (address/command bits 1 through 5 = logic 1). As before, bit 6 specifies clock or RAM and bit 0specifies read or write. There is no data storage capacity at locations 9 through 31 in the Clock/Calendar Registers or location 31 in the RAM registers. Reads or writes in burst mode start with bit 0 of address 0.

When writing to the clock registers in the burst mode, the first eight registers must be written in order for the data to be transferred. However, when writing to RAM in burst mode it is not necessary to write all 31 bytes for the data to transfer. Each byte that is written to will be transferred to RAM regardless of whether all 31 bytes are written or not.



Clock/Calendar

The clock/calendar is contained in seven write/read registers as shown in Figure 4. Data contained in the clock/ calendar registers is in binary coded decimal format (BCD).

Clock Halt Flag

Bit 7 of the seconds register is defined as the clock halt flag. When this bit is set to logic 1, the clock oscillator is stopped and the DS1302 is placed into a low–power standby mode with a current drain of less than 100 nanoamps. When this bit is written to logic 0, the clock will start. The initial power on state is not defined.

Am-Pm/12-24 Mode

Bit 7 of the hours register is defined as the 12– or 24–hour mode select bit. When high, the 12–hour mode is selected. In the 12–hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24–hour mode, bit 5 is the second 10-hour bit (20 - 23 hours).

WRite Protect Bit

Bit 7 of the control register is the write-protect bit. The first seven bits (bits 0-6) are forced to 0 and will always read a 0 when read. Before any write operation to the clock or RAM, bit 7 must be 0. When high, the write protect bit prevents a write operation to any other register. The initial power on state is not defined. Therefore the WP bit should be cleared before attempting to write to the device.

Trickle Charge Register

This register controls the trickle charge characteristics of the DS1302. The simplified schematic of Figure 5 shows the basic components of the trickle charger. The trickle charge select (TCS) bits (bits 4 -7) control the selection of the trickle charger. In order to prevent accidental enabling, only a pattern of 1010 will enable the trickle charger. All other patterns will disable the trickle charger. The DS1302 powers up with the trickle charger disabled. The diode select (DS) bits (bits 2-3) select whether one diode or two diodes are connected between V_{CC2} and V_{CC1} . If DS is 01, one diode is selected or if DS is 10, two diodes are selected. If DS is 00 or 11, the trickle charger is disabled independently of TCS. The RS bits (bits 0 -1) select the resistor that is connected between V_{CC2} and V_{CC1} . The resistor selected by the resistor select (RS) bits is as follows:

RS Bits	Resistor	Typical Value
00	None	None
01	R1	2 kΩ
10	R2	4 kΩ
11	R3	8 kΩ

If RS is 00, the trickle charger is disabled independently of TCS.

Diode and resistor selection is determined by the user according to the maximum current desired for battery or super cap charging. The maximum charging current can be calculated as illustrated in the following example. Assume that a system power supply of 5 volt is applied to V_{CC2} and a super cap is connected to V_{CC1} . Also assume that the trickle charger has been enabled with one diode and resistor R1 between V_{CC2} and V_{CC1} . The maximum current I_{max} would therefore be calculated as follows:

 I_{max} =(5.0V-diode drop)/R1 ~(5.0V-0.7V)/2K Ω ~2.2mA

Obviously, as the super cap charges, the voltage drop between V_{CC2} and V_{CC1} will decrease and therefore the charge current will decrease.



Clock/Calendar Burst Mode

The clock/calendar command byte specifies burst mode operation. In this mode the first eight clock/calendar registers can be consecutively read or written (see Figure 4) starting with bit 0 of address 0.

If the write protect bit is set high when a write clock/calendar burst mode is specified, no data transfer will occur to any of the eight clock/calendar registers (this includes the control register). The trickle charger is not accessible in burst mode.

At the beginning of a clock burst read, the current time is transferred to a second set of registers. The time information is read from these secondary registers, while the clock may continue to run. This eliminates the need to re-read the registers in case of an update of the main registers during a read.

RAM

The static RAM is 31 x 8 bytes addressed consecutively in the RAM address space.

RAM Burst Mode

The RAM command byte specifies burst mode operation. In this mode, the 31 RAM registers can be consecutively read or written (see Figure 4) starting with bit 0 of address 0.

Register Summary


A register data format summary is shown in Figure 4.

Crystal Selection


A 32.768 kHz crystal can be directly connected to the DS1302 via X1 and X2. The crystal selected for use should have a specified load capacitance (CL) of 6 pF. For more information on crystal selection and crystal layout consideration, please consult Application Note 58, "Crystal Considerations with Real Time Clocks."

Data Transfer Summary

Single Byte Read



Single Byte Write



In burst mode, RST is kept high and additional SCLK cycles are sent until the end of the burst.

Figure 3



Register Address/Definition





Figure 4



Programmable Trickle Charger





Absolute Maximum Ratings*

Condition	Condition					
Voltage on Any Pin Relative to Ground	-0.5	+7.0	V			
Operating Temperature	DS1302	0	+70	°C		
Operating Temperature	DS1302Z			°C		
Storage Temperature	– 55	+125	°C			
Lead Temperature (Soldering, 10 secon	nds)	-	260	°C		

^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability

Recommended Dc Operating Conditions

PARAMETER	S	MBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage V _{CC1} , V _{CC2}	V _{CC1} ,		2.0		5.5	V	1, 11
Logic 1 Input	ViH		2.0		Vcc+0.3	V	1
Logio O Input	\/	V _{CC} =2.0V	-0.3		+0.3		1
Logic 0 Input	VIL	V _{CC} =5V	-0.3		+0.8	V	1



Dc Electrical Characteristics

(VCC = 2.0 to 5.5V,Unless otherwise noted)

PARAMETER	S	YMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage	ILI				+500	μΑ	6
I/O Leakage	I _{LO}				+500	μA	6
Lania 4 Outrout	.,	V _{CC} =2.0V	1.6			V	0
Logic 1 Output	V _{OH}	V _{CC} =5V	2.4			\ \ \	2
Logio O Output	.,	V _{CC} =2.0V			0.4	V	3
Logic 0 Output	V _{OL}	V _{CC} =5V			0.4	\ \ \	3
Active Supply Current		V _{CC1} =2.0V			0.4	m Λ	F 10
Active Supply Current	I _{CC1A}	V _{CC1} =5V			1.2	mA	5, 12
Timeka aning Current		V _{CC1} =2.0V			0.3		4 10
Timekeeping Current	I _{CC1T}	V _{CC1} =5V			1	μA	4, 12
		V _{CC1} =2.0V			100	nA	10, 12, 14
Standby Current	I _{CC1S}	V _{CC1} =5V			100		
		IND			200		
Active Supply Current		V _{CC2} =2.0V			0.425		F 12
Active Supply Current	I _{CC2A}	V _{CC2} =5V			1.28	mA	5, 13
Timeka aning Current		V _{CC2} =2.0V			25.3		4 12
Timekeeping Current	I _{CC2T}	V _{CC2} =5V			81	μA	4, 13
Chamala. Commont		V _{CC2} =2.0V			25		10 10
Standby Current	I _{CC2S}	V _{CC2} =5V			80	μA	10, 13
	R1			2		kΩ	
Trickle Charge Resistors	R2			4		kΩ	
	R3			8		kΩ	
Trickle Charge Diode Voltage Drop	V _{TD}			0.7		V	

Capacitance

 $(t_A = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	Cı		10		рF	
I/O Capacitance	C _{I/O}		15		pF	
Crystal Capacitance	C _X		6		рF	



Ac Electrical Characteristics

(VCC = 2.0 to 5.5V,Unless otherwise noted)

PARAMETER	S	YMBOL	MIN	TYP	MAX	UNITS	NOTES
Data to OLK Oaton		V _{CC} =2.0V	200				7
Data to CLK Setup	t _{DC}	Vcc=5V	50			ns	7
OLIVA- D-t- H-II	1	V _{CC} =2.0V	280				7
CLK to Data Hold	t _{CDH}	V _{CC} =5V	70			ns	7
CLK to Data Dalay	4	V _{CC} =2.0V			800	no	7 0 0
CLK to Data Delay	t _{CDD}	V _{CC} =5V			200	ns	7, 8, 9
CLK Low Time	4	V _{CC} =2.0V	1000			no	7
CLK LOW TIME	t _{CL}	V _{CC} =5V	250			ns	7
CLV High Time	4	V _{CC} =2.0V	1000			no	7
CLK High Time	t _{CH}	V _{CC} =5V	250			ns	/
CLV Francisco		V _{CC} =2.0V			0.5	NAL 1-	7
CLK Frequency	t _{CLK}	V _{CC} =5V	DC		2.0	MHz	/
CLK Rise and Fall	4 4	V _{CC} =2.0V			2000	ns	
CLK Rise and Fall	t_R, t_F	V _{CC} =5V			500		
DCT to CLV Cature		V _{CC} =2.0V	4				7
RST to CLK Setup	t _{CC}	V _{CC} =5V	1			μs	/
CLK to RST Hold	4	V _{CC} =2.0V	240			200	7
CLK to RS1 Hold	t _{CCH}	V _{CC} =5V	60			ns	/
RST Inactive Time	4	V _{CC} =2.0V	4				7
RST mactive time	t _{CWH}	V _{CC} =5V	1			μs	/
DST to I/O High 7	+	V _{CC} =2.0V			280	no	7
RST to I/O High Z	t _{CDZ}	V _{CC} =5V			70	ns	7
SCLV to I/O High 7		V _{CC} =2.0V			280	no	1 7
SCLK to I/O High Z	t _{ccz}	V _{CC} =5V			70	ns	7

NOTES:

- 1. All voltages are referenced to ground.
- 2. Logic one voltages are specified at a source current of 1 mA at V_{CC} =5V and 0.4 mA at V_{CC} =2.0V, V_{OH} = V_{CC} for capacitive loads.
- 3. Logic zero voltages are specified at a sink current of 4 mA at V_{CC}=5V and 1.5 mA at V_{CC}=2.0V, V_{OL}=GND for capacitive loads.
- 4. ICC1T and ICC2T are specified with I/O open, RST set to a logic "0", and clock halt flag=0 (oscillator enabled).
- 5. Icc1A and Icc2A are specified with the I/O pin open, RST high, SCLK=2 MHz at Vcc=5V; SCLK=500 kHz, Vcc=2.0V and clock halt flag=0 (oscillator enabled).
- 6. $\overline{RST},$ SCLK, and I/O all have 40 $k\Omega$ pull–down resistors to ground.
- 7. Measured at V_{IH} =2.0V or V_{IL} =0.8V and 10 ns maximum rise and fall time.
- 8. Measured at V_{OH} =2.4V or V_{OL} =0.4V.
- 9. Load capacitance = 50 pF.
- 10. I_{CC1S} and I_{CC2S} are specified with \overline{RST} , I/O, and SCLK open. The clock halt flag must be set to logic one (oscillator disabled).
- 11. V_{CC} = V_{CC2} , when V_{CC2} > V_{CC1} +0.2V; V_{CC} = V_{CC1} , when V_{CC1} > V_{CC2} .
- 12. V_{CC2}=0V.
- 13. V_{CC1}=0V.
- 14. Typical values are at 25°C



Timing Diagram: Read Data Transfer




Figure 6

Timing Diagram: Write Data Transfer





Figure 7




Physical Dimensions

DIP-8









Dimensions In	Dimensions In Millimeters(DIP-8)												
Symbol:	Α	В	D	D1	Е	L	L1	а	b	С	d		
Min:	6.10	9.00	8.10	7.42	3.10	0.50	3.00	1.50	0.85	0.40	2.54.BSC		
Max:	6.68	9.50	10.9	7.82	3.55	0.70	3.60	1.55	0.90	0.50	2.54 BSC		

SOP-8






Dimensions In Millimeters(SOP-8)												
Symbol:	Α	A1	В	С	C1	D	Q	а	b			
Min:	1.35	0.05	4.90	5.80	3.80	0.40	0°	0.35	1.27 BSC			
Max:	1.55	0.20	5.10	6.20	4.00	0.80	8°	0.45	1.27 550			




Physical Dimensions

MSOP-8



Dimensions In Millimeters(MSOP-8)												
Symbol:	Α	A1	В	С	C1	D	Q	а	b			
Min:	0.80	0.05	2.90	4.75	2.90	0.35	0°	0.25	0.65 BSC			
Max:	0.90	0.20	3.10	5.05	3.10	0.75	8°	0.35	0.00 BSC			

DFN-8 3*3



Dimensions In Millimeters(DFN-8 3*3)											
Symbol:	Α	A1	В	B1	Е	F	а	b			
Min:	0.85	0.00	2.90	2.90	0.20	0.30	0.20	0.65 BSC			
Max:	0.95	0.05	3.10	3.10	0.25	0.50	0.34	0.05 BSC			



Revision History

REVISION NUMBER	DATE	REVISION	PAGE
V1.0	2019-11-21	New	1-16
V1.1	2024-11-8	Document Reformatting、Add the DFN-8 package device	1-16



IMPORTANT STATEMENT:

Huaguan Semiconductor reserves the right to change its products and services without notice. Before ordering, the customer shall obtain the latest relevant information and verify whether the information is up to date and complete. Huaguan Semiconductor does not assume any responsibility or obligation for the altered documents.

Customers are responsible for complying with safety standards and taking safety measures when using Huaguan Semiconductor products for system design and machine manufacturing. You will bear all the following responsibilities: Select the appropriate Huaguan Semiconductor products for your application; Design, validate and test your application; Ensure that your application meets the appropriate standards and any other safety, security or other requirements. To avoid the occurrence of potential risks that may lead to personal injury or property loss.

Huaguan Semiconductor products have not been approved for applications in life support, military, aerospace and other fields, and Huaguan Semiconductor will not bear the consequences caused by the application of products in these fields. All problems, responsibilities and losses arising from the user's use beyond the applicable area of the product shall be borne by the user and have nothing to do with Huaguan Semiconductor, and the user shall not claim any compensation liability against Huaguan Semiconductor by the terms of this Agreement.

The technical and reliability data (including data sheets), design resources (including reference designs), application or other design suggestions, network tools, safety information and other resources provided for the performance of semiconductor products produced by Huaguan Semiconductor are not guaranteed to be free from defects and no warranty, express or implied, is made. The use of testing and other quality control technologies is limited to the quality assurance scope of Huaguan Semiconductor. Not all parameters of each device need to be tested.

The documentation of Huaguan Semiconductor authorizes you to use these resources only for developing the application of the product described in this document. You have no right to use any other Huaguan Semiconductor intellectual property rights or any third party intellectual property rights. It is strictly forbidden to make other copies or displays of these resources. You should fully compensate Huaguan Semiconductor and its agents for any claims, damages, costs, losses and debts caused by the use of these resources. Huaguan Semiconductor accepts no liability for any loss or damage caused by infringement.