







UCC12050

SNVSB38B-SEPTEMBER 2019-REVISED DECEMBER 2019

UCC12050 High-Efficiency, Low-EMI, 5-kV_{RMS} Reinforced Isolation DC-DC Converter

Features

- High-efficiency DC-DC converter with integrated transformer technology
- Meets CISPR32 Class B EMI limits without ferrite beads across entire load range on a 2-layer PCB
- Robust isolation barrier:

Isolation rating: 5 kV_{RMS} Surge capability: 10 kV_{PK} Working voltage: 1.2 kV_{RMS} CMTI (typical): ±100 V/ns Output power (typical): 500-mW

- Regulated 5.0-V or 3.3-V output with selectable 400-mV headroom voltage to power an LDO
- Input voltage: 4.5 V to 5.5 V
- Short circuit recovery
- Thermal shutdown
- 16-pin wide-body SOIC package with > 8-mm creepage and clearance
- Extended temperature range: -40°C to 125°C
- Planned safety-related certifications:
 - 7071-V_{PK} reinforced isolation per DIN V VDE V 0884-11:2017-01
 - 5000-V_{RMS} isolation for 1 minute per UL 1577
 - CSA certification per IEC 60950-1, IEC 62368-1 and IEC 60601-1 end equipment standards
 - CQC approval per GB4943.1-2011

Applications

- PLC analog input and output modules
- Isolated voltage and current sensing
- Protection relays and smart breakers
- RS-485/RS-422/CAN transceiver
- Patient monitoring
- Isolated communications module

3 Description

UCC12050 is a DC/DC converter with 5-kV_{RMS} reinforced isolation rating designed to provide efficient, isolated power to isolated circuits that require a bias supply with a well-regulated output voltages. The device integrates a transformer and DC/DC controller with a proprietary architecture to provide 500 mW (typical) of isolated power with high efficiency and low EMI.


The UCC12050 integrates protection features for increased system robustness. The device also has an enable pin, synchronization capability, and regulated 5-V or 3.3-V output options with headroom. The UCC12050 is a low-profile, miniaturized solution offered in a wide-body SOIC package with 2.65-mm height (typical).

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCC12050	DVE SOIC (16)	10.30 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application



Typical Efficiency vs. Load



 $V_{INP} = 5.0 V$

 $T_A = 25^{\circ}C$



Table of Contents

1	Features 1		7.2 Functional Block Diagram	14
2	Applications 1		7.3 Feature Description	14
3	Description 1		7.4 Device Functional Modes	17
4	Revision History2	8	Application and Implementation	18
5	Pin Configuration and Functions		8.1 Application Information	18
6	Specifications4		8.2 Typical Application	18
U	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	24
	6.2 ESD Ratings	10	Layout	24
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	24
	6.4 Thermal Information		10.2 Layout Example	25
	6.5 Power Ratings	11	Device and Documentation Support	26
	6.6 Insulation Specifications5		11.1 Device Support	26
	6.7 Safety-Related Certifications		11.2 Documentation Support	26
	6.8 Safety Limiting Values6		11.3 Receiving Notification of Documentation Upda	tes 26
	6.9 Electrical Characteristics		11.4 Community Resources	26
	6.10 Switching Characteristics		11.5 Trademarks	26
	6.11 Insulation Characteristics Curves 9		11.6 Electrostatic Discharge Caution	26
	6.12 Typical Characteristics		11.7 Glossary	26
7	Detailed Description	12	Mechanical and Packaging Information	26
	7.1 Overview			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2019) to Revision B

Page



5 Pin Configuration and Functions

DVE Package 16-Pin SOIC Top View




Table 1. Pin Functions

PIN		TYPE (1)	DECODINE		
NAME	NO.	I TYPE (")	DESCRIPTION		
EN	1	I	Enable pin. Forcing EN low will disable the device. Pull high to enable normal device functionality.		
GNDP	2	Р	Power ground return connection for VINP.		
GNDS	9	- Р	Connect to GNDS plane on printed circuit board. Do not use as only ground connection for		
GNDS	16	F	VISO. Ensure pin 15 is connected to circuit ground.		
GNDS	15	Р	Secondary side ground return connection for VISO. Connect bypass cap from VISO to this pin.		
	6				
	7	<u> </u>	Pins internally connected together. No other electrical connection. Pins belong to primary-side voltage domain. Connect to GNDP on printed circuit board.		
NC	8		side voltage domain. Connect to GNDF on printed circuit board.		
NC	10				
	11	_	No internal connection. Pin belongs to isolated voltage domain. Connect to GNDS on printed circuit board.		
	12		onoun board.		
SYNC	4	I	Synchronous clock input pin. Provide a clock signal to synchronize multiple UCC12050 devices or connect to GNDP for standalone operation using the internal oscillator. If the SYNC pin is left open it should be separated from any switching noise to avoid false clock coupling.		
SYNC_OK	5	0	Active-low, open-drain diagnostic output. Pin is asserted LOW if an no external SYNC clock or one that is outside of the operating range of the UCC12050 is detected. In this state, the external clock is ignored and the DC-DC converter is clocked by the internal oscillator. The pin is in high-impedance if a good clock is applied on SYNC.		
SEL	13	I	V_{ISO} selection pin. V_{ISO} setpoint is 5.0 V when SEL is shorted to V_{ISO} , 5.4 V when SEL is connected to V_{ISO} through a 100-k Ω resistor, 3.3 V when SEL is dhoerted to GNDS, and 3.7 V when SEL is connected to VISO through a 100-k Ω resistor. For more information see the Device Functional Modes section.		
VINP	3	Р	Primary side input supply voltage pin. A 10- μ F ceramic capacitor to GNDP on pin 2, placed close to the device pins, is required.		
VISO	14	Р	Isolated supply voltage pin. A 10-μF ceramic capacitor to GNDS on pin 15, placed close to the device pins, is required. See <i>VISO Output Capacitor Selection</i> section.		

⁽¹⁾ P = Power, G = Ground, I = Input, O = Output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

,			
	MIN	MAX	UNIT
VINP to GNDP	-0.3	6.0	V
EN, SYNC, SYNC_OK, to GNDP	-0.3	VINP + 0.3, ≤ 6.0	V
VISO to GNDS	-0.3	6.0	V
SEL to GNDS	-0.3	VISO + 0.3, ≤ 6.0	V
V _{ISO} output power at T _a = 25°C, P _{OUT_MAX} (2)		675	mW
Operating junction temperature range, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	v

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{INP}	Primary side supply voltage	4.5	5.0	5.5	V
V _{EN}	EN pin input voltage	0		5.5	V
V _{SYNC}	SYNC pin input voltage	0		5.5	V
V _{SYNC-OK}	SYNC_OK pen drain pin voltage	0		5.5	V
V _{ISO}	Isolated power supply voltage	0		5.7	V
V _{SEL}	Input voltage	0		5.7	V
f _{SYNC}	External DC-DC converter synchronization signal frequency	14.4	16.0	17.6	MHz
P _{VISO}	$V_{\rm ISO}$ output power at $T_a = 25^{\circ}C^{(1)}$			500	mW
Ta	Ambient temperature	-40		125	°C
TJ	Junction temperature	-40		150	°C

See the V_{ISO} Load Recommended Operating Area section for maximum rated values across temperature and V_{INP} conditions for each different V_{ISO} output mode.

6.4 Thermal Information

		UCC12050	
	THERMAL METRIC(1)	DVE (SOIC)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	63.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	21.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	38.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	37.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ See the V_{ISO} Load Recommended Operating Area section for maximum rated values across temperature and V_{INP} conditions for each different V_{ISO} output mode.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Power Ratings

 V_{INP} = 5.0V, C_{INP} = C_{OUT} = 10 uF, T_{J} = 150°C, Internal Clock mode

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
P_D	Power dissipation		460	mW
P _{DP}	Power dissipation by driver side (primary)	SEL connected to GNDS (3.3-V V _{ISO} output mode),	148	mW
P _{DS}	Power dissipation by rectifier side (secondary)	I _{ISO} = 135 mA	164	mW
P _{DT}	Power dissipation by transformer		148	mW

6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENER/	AL			
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	> 8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	> 8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 120	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	
	Overvoltage Category	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000 V _{RMS}	1-111	
DIN V VI	DE V 0884-11:2017-01 (Planned Certification Ta	rgets)		
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1697	V_{PK}
V _{IOWM}	Maximum working isolation voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	1200	V _{RMS}
		DC voltage	1697	V _{DC}
V_{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1s (100% production)	7071	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽²⁾	Test method per IEC 62368-1, 1.2/50 μ s waveform, $V_{TEST} = 1.6 \times V_{IOSM} = 10000 V_{PK}$ (qualification)	6250	V _{PK}
	Apparent charge ⁽³⁾	Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s};$ $V_{pd(m)} = 1.2 \times V_{IORM} = 1696 \text{ V}_{PK}, t_m = 10 \text{ s}$	≤ 5	
q _{pd}		Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s};$ $V_{pd(m)} = 1.6 \times V_{IORM} = 2262 \text{ V}_{PK}, t_m = 10 \text{ s}$	≤ 5	pC
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}, \ t_{ini} = 1 \ s;$ $V_{pd(m)} = 1.875 \times V_{IORM} = 2651 \ V_{PK}, \ t_m = 1 \ s$	≤ 5	
C _{IO}	Barrier capacitance, input to output (4)	$V_{IO} = 0.4 \sin (2\pi ft), f = 1 MHz$	3.5	pF
		V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	
R _{IO}	Isolation resistance, input to output (4)	V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577	(Planned Certification Target)	1		
V _{ISO}	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5000 V_{RMS}$, t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{ISO} = 6000 V_{RMS}$, t = 1 s (100% production)	5000	V _{RMS}

⁽¹⁾ Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

⁽²⁾ Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

⁽³⁾ Apparent charge is electrical discharge caused by a partial discharge (pd).

⁴⁾ All pins on each side of the barrier tied together creating a two-terminal device



6.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Plan to certify according to DIN V VDE V 0884-11:2017-01	Plan to certify according to IEC 60950-1, IEC 62368-1, and IEC 60601-1	Plan to certify under UL 1577 Component Recognition Program	Plan to certify according to GB4943.1-2011	Plan to certify according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A11:2009/A1:2010/ A12:2011/A2:2013
Reinforced insulation Maximum transient isolation voltage, 7071 V _{PK} ; Maximum repetitive peak isolation voltage, 1414 V _{PK} ; Maximum surge isolation voltage, 6250 VPK	Reinforced insulation per CSA 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2, CSA 62368-1-14 and IEC 62368-1 2nd Ed., 800 V _{RMS} maximum working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed.3+A1, 250 V _{RMS} maximum working voltage	Single protection, 5000 V _{RMS}	Reinforced insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V _{RMS} maximum working voltage	5000 V _{RMS} Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 V _{RMS} 5000 V _{RMS} Reinforced insulation per EN 60950-1:2006/A11:2009/A1:2010/ A12:2011/A2:2013 up to working voltage of 800 V _{RMS}
Certificate number: (planned)	Master contract number: (planned)	File number: (planned)	Certificate number: (planned)	Client ID number: (planned)

6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry, resulting in zero power delivered to V_{ISO} and all the power being dissipated inside the device.

	PARAMETER	METER TEST CONDITIONS		UNIT
	TAKAMETEK	TEST CONDITIONS		ONIT
Cofoty input ourrent (1)		$R_{\theta JA} = 63.8$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C (see Figure 2)	356 mA	
IS	Salety Input current V	$R_{\theta JA} = 63.8^{\circ}\text{C/W}, V_{I} = 4.5 \text{ V}, T_{J} = 150^{\circ}\text{C}, T_{A} = 25^{\circ}\text{C} \text{ (see Figure 2)}$	435	IIIA
P_{S}	Safety input power	$R_{\theta JA} = 63.8$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C (see Figure 3)	1960	mW
T _S	Safety temperature (1)		150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, $R_{\theta,JA}$, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$, where V_I is the maximum input voltage.

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



6.9 Electrical Characteristics

Over operating temperature range (T $_J$ = -40°C to 150°C), V_{INP} = 4.5V to 5.5V, C_{INP} = C_{OUT} = 10 μ F, SEL connected to V_{ISO} , unless otherwise noted. All typical values at T_J = 25°C and V_{INP} = 5.0V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPL	Υ				'	
I _{VINQ}	VINP quiescent current, disabled	EN=LOW			100	uA
		EN=HI; SEL short to VISO (5.0-V output)		50		
	VINID as a self-recovered as a local	EN=HI; SEL 100kΩ to VISO (5.4-V output)		45		4
I _{VINO}	VINP operating current, no load	EN=HI; SEL short to GNDS (3.3-V output)		90		mA
		EN=HI; SEL 100kΩ to GNDS (3.7-V output)		80		
I _{VIN_SC}	DC current from VINP supply during short circuit condition on VISO	VISO short to GNDS		245		mA
V _{UVPR}	VINP under-voltage lockout rising threshold			4.2		V
V _{UVPF}	VINP under-voltage lockout falling threshold			3.7		V
V _{UVPH}	VINP under-voltage lockout hysteresis			0.5		V
EN, SYNC INP	UT PINS					
V_{IR}	Input voltage threshold, logic HIGH	Rising edge			2.2	V
V _{IF}	Input voltage threshold, logic LOW	Falling edge	0.8			V
I _{EN}	Enable pin input current	V _{EN} = 5.0 V		5	10	uA
I _{SYNC}	SYNC pin input current	V _{SYNC} = 5.0 V		0.02	1	uA
SYNC_OK PIN	1				·	
V _{OL}	SYNC_OK output low voltage	I _{SYNC_OK} = -2 mA		0.15		V
I _{LKG_SYNC_OK}	SYNC_OK pin leakage current	$V_{SYNC_OK} = 5.0 \text{ V}$			1	uA
DC-DC CONVI	ERTER					
		SEL shorted to VISO (5.0V-output); $I_{\rm ISO} = 55~{\rm mA}^{(1)}$	4.7	5	5.3	V
Isync SYNC SYNC_OK PIN Vol SYNC ILKG_SYNC_OK SYNC DC-DC CONVERTER	laciated cumply output valtage	SEL 100k Ω to VISO (5.4-V output); I _{ISO} = 45 mA ⁽¹⁾	5.1	5.4	5.7	V
	Isolated supply output voltage	SEL shorted to GNDS (3.3-V output); I _{ISO} = 100 mA ⁽¹⁾	3.1	3.3	3.5	V
		SEL 100k Ω to GNDS (3.7-V output); I _{ISO} = 90 mA ⁽¹⁾	3.5	80 245 4.2 3.7 0.5 2.2 5 10 0.02 1 0.15 1 5 5.3 5.4 5.7 3.3 3.5 3.7 3.9 50 50 50	V	
		20-MHz bandwidth, C_{LOAD} = 10 uF 0.1 uF, SEL shorted to VISO (5.0-V output); I_{ISO} = 100 mA		50		mV
V	Voltage ripple on isolated supply	20-MHz bandwidth, C_{LOAD} = 10 uF 0.1 uF, SEL 100kΩ to VISO (5.4-V output); I_{ISO} = 90 mA		50		mV
V _{ISO(RIP)}	output (pk-pk)	20-MHz bandwidth, C_{LOAD} = 10 uF 0.1 uF, SEL shorted to GNDS (3.3-V output); I_{ISO} = 145 mA		50	50 45 90 80 45 92 6.7 9.5 2.2 5 10 02 1 15 1 5 5.3 6.4 5.7 6.3 3.5 6.7 9.5 9.5 9.5 9.5 9.5 9.5 9.6 9.6 9.6 9.6 9.6 9.6 9.6 9.6	mV
		20-MHz bandwidth, C_{LOAD} = 10 uF 0.1 uF, SEL shorted to GNDS (3.7-V output); I_{ISO} = 130 mA		5 10 0.02 1 0.15 1 5 5.3 5.4 5.7 3.3 3.5 3.7 3.9 50 50 50	mV	
V	V DC line regulation	SEL shorted to VISO (5.0- output); I _{ISO} = 50 mA, VINP = 4.5 V to 5.5 V		1%		
V _{ISO(LINE)}	V _{ISO} DC line regulation	SEL shorted to GNDS (3.3-V output); I _{ISO} = 75 mA, VINP = 4.5 V to 5.5 V		1%		

⁽¹⁾ See the V_{ISO} Load Recommended Operating Area section for discussion of V_{ISO} regulation across load and temperature conditions for all output voltage settings.



Electrical Characteristics (continued)

Over operating temperature range ($T_J = -40^{\circ}\text{C}$ to 150°C), $V_{INP} = 4.5\text{V}$ to 5.5V, $C_{INP} = C_{OUT} = 10~\mu\text{F}$, SEL connected to V_{ISO} , unless otherwise noted. All typical values at $T_J = 25^{\circ}\text{C}$ and $V_{INP} = 5.0\text{V}$.

	PARAMETER	TEST CONDITIONS	MIN TYP M	AX UNIT
V	V _{ISO} DC load regulation	SEL shorted to VISO (5.0-V output); I _{ISO} = 0 to 100 mA	1.5%	
V _{ISO(LOAD)}	V _{ISO} DC load regulation	SEL shorted to GNDS (3.3-V output); I _{ISO} = 0 to 145 mA	1.5%	
		SEL shorted to VISO (5.0-V output); I _{ISO} = 100 mA	60%	
EFF	Efficiency at maximum	SEL 100k Ω to VISO (5.4-V output); I _{ISO} = 90 mA	60%	
EFF	recommended load (2)	SEL shorted to GNDS (3.3-V output); I _{ISO} = 145 mA	50%	
		SEL 100k Ω to GNDS (3.7-V output); I _{ISO} = 130 mA	53%	
t _{RISE}	V _{ISO} rise time, 10% - 90%	EN = change from LO to HI, SEL shorted to VISO (5.0-V output); I _{ISO} = 1 mA	750	μs
	V _{ISO} lise time, 10% - 90%	EN = change from LO to HI, SEL $100k\Omega$ to GNDS (3.3-V output); $I_{ISO} = 1$ mA	300	μs
THERMAL SH	HUTDOWN			
TSD _{THR}	Thermal shutdown threshold	Junction Temperature, Rising	165	۰C
TSD _{HYST}	Thermal shutdown hysteresis	Junction Temperature, Falling	27	°C

⁽²⁾ Efficiency calculation: EFF = $(V_{ISO} \times I_{ISO}) / (V_{INP} \times I_{INP})$


6.10 Switching Characteristics


Over operating temperature range (T $_J$ = -40°C to 150°C), V_{INP} = 4.5V to 5.5V, C_{INP} = C_{OUT} = 10 μ F, SEL connected to V_{ISO} , unless otherwise noted. All typical values at T_J = 25°C and V_{INP} = 5.0V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SYNC}	DC-DC Converter Clock	Internal clock mode	7.2	8	8.8	MHz
CMTI	Static common-mode transient immunity	Slew Rate of GNDP versus GNDS, $V_{CM} = 1000 V_{RMS}$		±100		V/ns




6.11 Insulation Characteristics Curves





Current per VDE



Figur


Figure 3. Thermal Derating Curve for Safety Limiting Power per VDE

Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

6.12 Typical Characteristics




Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



Typical Characteristics (continued)




Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)




Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



Typical Characteristics (continued)



Copyright © 2019, Texas Instruments Incorporated

Submit Doc



7 Detailed Description

7.1 Overview

The UCC12050 device integrates a high-efficiency, low-emissions isolated DC-DC converter. This approach provides typically 500 mW of clean, steady power across a 5000 V_{RMS} reinforced isolation barrier.


The integrated DC-DC converter uses switched mode operation and proprietary circuit techniques to reduce power losses and boost efficiency. Specialized control mechanisms, clocking schemes, and the use of an on-chip transformer provide high efficiency and low radiated emissions.

The VINP supply is provided to the primary power controller that switches the power stage connected to the integrated transformer. Power is transferred to the secondary side, rectified, and regulated to a level set by the SEL pin condition.

A fast feedback control loop monitors VISO and the output load, and ensures low overshoots and undershoots during load transients. Undervoltage lockout (UVLO) with hysteresis is integrated on the VINP supply, which ensures robust system performance under noisy conditions.

UCC12050 is suitable for applications that have limited board space and require more integration. These devices are also suitable for very-high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable and Disable

Forcing EN low will disable the device, which greatly reduces the VINP power consumption. Pull high to enable normal device functionality. The EN pin has weak internal pull-down resistor, so the device will float to the disable state if the pin is left open.



Feature Description (continued)

7.3.2 UVLO, Power-Up, and Power-Down Behavior

The UCC1250 has an undervoltage lockout (UVLO) on the VINP power supply. Upon power-up, while the VINP voltage is below the threshold voltage V_{UVPR} , the primary side transformer driver is disabled, and VISO output is off. The output powers up once the threshold is met. Likewise, if VINP falls below V_{UVPF} , the converter will be disabled and there will be no output at VISO. Both UVLO threshold voltages have hysteresis to avoid chattering.

7.3.3 V_{ISO} Load Recommended Operating Area

Figure 27 depicts the device V_{ISO} regulation behavior across the output load range, including when the output is overloaded. For proper device operation, ensure that the device VISO output load does not exceed the maximum output power (P_{OUT_MAX}) and current (I_{OUT_MAX}). The values for P_{OUT_MAX} and I_{OUT_MAX} over different temperature and V_{INP} conditions are shown in Figure 4 to Figure 11. The following protection mechanisms will be engaged if the UCC12050 is loaded beyond the recommended operating area:

- 1. The device will limit the maximum output power. If a load exceeding P_{OUT_MAX} is applied, V_{ISO} will drop accordingly to meet the maximum power limit.
- 2. If $V_{\rm ISO}$ drops below nominal 3.8 V while operating in the constant power limit region, the over-power fold-back feature will switch the power converter from active rectification to passive rectification, and the built-in recovery hysteresis will ensure the UCC12050 recovers at a lower output power returning to active rectification when load drops and $V_{\rm ISO}$ increases above nominal 4.3V.
- 3. Soft-start reset will trigger if V_{ISO} drops below the nominal 1.8V threshold. This reset is designed to protect the device during V_{ISO} short-circuit conditions.
- 4. Thermal shutdown protection will disable the converter if the device is operated in any of the above regions long enough to raise the silicon junction temperature above the thermal shutdown threshold. See the Thermal Shutdown section for more details on this device feature.




Figure 27. V_{ISO} Load Recommended Operating Area Description

7.3.4 Thermal Shutdown

Thermal protection is also integrated to help prevent the device from getting damaged during overload and short-circuit conditions on the isolated output. Under these conditions, the device temperature starts to increase. When the silicon junction temperature T_j sensed at the primary side die goes above the threshold TSD_{THR} (typical 165°C), thermal shutdown activates and the primary controller turns off which removes the energy supplied to the V_{ISO} load, which causes the device to cool off. When the junction temperature drops approximately $27^{\circ}C$ (TSD_{HYST}) from the shutdown point, the device starts to function normally. If an overload or output short-circuit condition prevails, this protection cycle is repeated. Care should be taken in the design to prevent the device junction temperatures from reaching such high values.



Feature Description (continued)

7.3.5 External Clocking and Synchronization

The UCC12050 has an internal oscillator trimmed to drive the transformer at 8.0 MHz. An external clock may be applied at the SYNC pin to override the internal oscillator. This external clock will be divided by 2, so the target range for the external clock signal at SYNC is 16 MHz ±10%. The SYNC_OK pin is asserted LOW if an no external SYNC clock or one that is outside of the operating range of the device is detected. In this state, the external clock is ignored and the DC-DC converter is clocked by the internal oscillator. The pin is in high-impedance if a good clock is applied on SYNC.

When more than one DC/DC converter is needed onboard, beat frequencies and other electrical interference can be generated. This interference occurs because of the small variations in switching frequencies between the DC/DC converters. The device overcomes this interference by allowing devices to synchronize to one another. Synchronize multiple devices by connecting the SYNC pins of each device, taking care to minimize the capacitance of tracking. Stray capacitance (greater than 3 pF) may affect the switching frequency.

7.3.6 V_{ISO} Output Voltage Selection

The SEL pin is monitored during power-up — within the first 1 ms after applying VINP above the UVLO rising threshold or enabling via the EN pin — to detect the desired regulation voltage for the VISO output. Note that after this initial monitoring, the SEL pin no longer affects the VISO output level. In order to change the output mode selection, either the EN pin must be toggled or the VINP power supply must be cycled off and back on. Section provides more details on the SEL pin functionality.

7.3.7 Electromagnetic Compatibility (EMC) Considerations

UCC12050 devices use emissions reduction schemes for the internal oscillator and advanced internal layout scheme to minimize radiated emissions at the system level.

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 32. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the device incorporates many chip-level design improvements for overall system robustness.



7.4 Device Functional Modes

Table 2 lists the supply functional modes for this device.

Table 2. Device Functional Modes

INF	PUTS	located Summing Output Voltage (V.) Cotracint
EN	SEL	Isolated Supply Output Voltage (V _{ISO}) Setpoint
HIGH	Shorted to VISO	5.0 V
HIGH	100 kΩ to VISO	5.4 V
HIGH	Shorted to GNDS	3.3 V
HIGH	100 kΩ to GNDS	3.7 V
HIGH	OPEN ⁽¹⁾	UNSUPPORTED
LOW	X	0 V

⁽¹⁾ The SEL pin has an internal weak pull-down resistance to ground, but leaving this pin open is not recommended.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The UCC12050 device is suitable for applications that have limited board space and desire more integration. This device is also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

8.2 Typical Application

Figure 28 shows the typical application schematic for the UCC12050 device supplying an isolated load.




Figure 28. Typical Application



Typical Application (continued)

8.2.1 Design Requirements

To design using UCC12050, a few simple design considerations must be evaluated. Table 3 shows some recommended values for a typical application. See Power Supply Recommendations and Layout sections to review other key design considerations for the UCC12050.

Table 3. Design Parameters

PARAMETER	RECOMMENDED VALUE
Input supply voltage, V _{INP}	4.5 V to 5.5 V
Decoupling capacitance between V _{INP} and GNDP	10 μF, 16 V, ± 10%, X7R
Decoupling capacitance between V _{ISO} and GNDS ⁽¹⁾	10 μF, 16 V, ± 10%, X7R
Optional additional capacitance on VISO or VINP to reduce high-frequency ripple	0.1 μF, 50 V,± 10%, X7R
Pull-up resistor from SYNC_OK to V _{INP} , R _{PU}	100 kΩ
Pull-up resistor from SEL to $V_{\rm ISO}$ for 5.0V output voltage mode, $R_{\rm SEL}$	0 Ω
Pull-up resistor from SEL to $V_{\rm ISO}$ for 5.4V output voltage mode, $R_{\rm SEL}$	100 kΩ
Optional SYNC signal impedance-matching resistor, R _{SYNC}	Match source — typical values are 50 Ω , 75 Ω , 100 Ω , or 1 k Ω
External clock signal applied on SYNC	16 MHz

⁽¹⁾ See VISO Output Capacitor Selection section.

8.2.2 Detailed Design Procedure


Place ceramic decoupling capacitors as close as possible to the device pins. For the input supply, place the capacitor(s) between pin 3 (VINP) and pin 2 (GNDP). For the isolated output supply, place the capacitor(s) between pin 14 (VISO) and pin 15 (GNDS). This location is of particular importance to the input decoupling capacitor, because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits. The recommended capacitor value is 10 μ F. Ensure the capacitor dielectric material is compatible with the target application temperature.

8.2.2.1 VISO Output Capacitor Selection

The UCC12050 is optimized to run with an effective output capacitance of 5 μ F to 20 μ F. A ceramic capacitor is recommended. Ceramic capacitors have DC-Bias and temperature derating effects, which both have influence the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size, dielectric and voltage rating. It is good design practice to include one 0.1- μ F capacitor close to the device for high-frequency noise reduction.




8.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated







Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback









Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback



9 Power Supply Recommendations

The recommended input supply voltage (VINP) for the UCC12050 is between 4.5 V and 5.5 V. To help ensure reliable operation, adequate decoupling capacitors must be located as close to supply pins as possible. Local bypass capacitors should be placed between the VINP and GNDP pins at the input, and between VISO and GNDS at the isolated output supply. Low ESR, ceramic surface mount capacitors are recommended. It is further suggested that one place two such capacitors: one with a value of 10 μ F for supply bypassing, and an additional 100-nF capacitor in parallel for high frequency filtering. The input supply must have an appropriate current rating to support output load required by the end application.

10 Layout

10.1 Layout Guidelines

The UCC12050 integrated isolated power solution simplifies system design and reduces board area usage. Proper PCB layout is important in order to achieve optimum performance. Here is a list of recommendations:

- 1. Place decoupling capacitors as close as possible to the device pins. For the input supply, place the capacitor(s) between pin 3 (VINP) and pin 2 (GNDP). For the isolated output supply, place the capacitor(s) between pin 14 (VISO) and pin 15 (GNDS). This location is of particular importance to the input decoupling capacitor, because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits.
- 2. Because the device does not have a thermal pad for heat-sinking, the device dissipates heat through the respective GND pins. Ensure that enough copper (preferably a connection to the ground plane) is present on all GNDP and GNDS pins for best heat-sinking.
- 3. If space and layer count allow, it is also recommended to connect the VINP, GNDP, VISO and GNDS pins to internal ground or power planes through multiple vias of adequate size. Alternatively, make traces for these nets as wide as possible to minimize losses.
- 4. TI also recommends grounding the no-connect pins (NC) to their respective ground planes. For pins 6, 7, and 8, connect to GNDP. For pins 10, 11, and 12, connect to GNDS. This will allow more continuous ground planes and larger thermal mass for heat-sinking.
- 5. A minimum of four layers is recommended to accomplish a low-EMI PCB design. Inner layers can be spaced closer than outer layers and used to create a high-frequency bypass capacitor between GNDP and GNDS to reduce radiated emissions. Ensure proper spacing, both inter-layer and layer-to-layer, is implemented to avoid reducing isolation capabilities. These spacings will vary based on the printed circuit board construction parameters, such as dielectric material and thickness.
- 6. Pay close attention to the spacing between primary ground plane (GNDP) and secondary ground plane (GNDS) on the PCB outer layers. The effective creepage and or clearance of the system will be reduced if the two ground planes have a lower spacing than that of the device package.
- 7. To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the UCC12050 device on the outer copper layers.



10.2 Layout Example




Figure 53. Layout Example

Copyright © 2019, Texas Instruments Incorporated

Submit Documentation Feedback



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

For development support, refer to:

- High-efficiency, low-emission, isolated DC/DC converter-based analog input module reference design
- Isolated delta-sigma modulator based AC/DC voltage and current measurement module reference design
- Isolated power architecture reference design for communication and analog input/output modules

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- UCC12050 Evaluation Module User Guide
- Isolation Glossary
- A Reinforced-isolated Analog Input Chain for Space-constrained Applications

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on **Tl.com**. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

TI E2ETM support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.5 Trademarks

E2E is a trademark of Texas Instruments.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical and Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC12050DVE	ACTIVE	SO-MOD	DVE	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC12050	Samples
UCC12050DVER	ACTIVE	SO-MOD	DVE	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC12050	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





6-Feb-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Dec-2019


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC12050DVER	SO-MOD	DVE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Dec-2019




*All dimensions are nominal

ĺ	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	UCC12050DVER	SO-MOD	DVE	16	2000	350.0	350.0	43.0	



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated