

N-Channel MOSFET

Applications:

- Adaptor
- Charger
- .SMPS

Lead Free Package and Finish

V _{DSS}	R _{DS(ON)} (Typ.)	I _D
85V	6mΩ	120A

Features:


- RoHS Compliant
- Low ON Resistance
- Low Gate Charge
- Peak Current vs Pulse Width Curve

Absolute Maximum Ratings

Inductive Switching Curves

Ordering Information

PART NUMBER	PACKAGE	BRAND
FTB07N08N	TO-263	IPS



T_C=25[°]C unless otherwise specified

Symbol	Parameter	FTP07N08N	Units
V _{DSS}	Drain-to-Source Voltage	85	V
I _D	Continuous Drain Current	120	A
	Continuous Drain Current T _C =100°C	85	A
I _{DM}	Pulsed Drain Current (NOTE *1)	480	А
n	Power Dissipation	208	W
P_D	Derating Factor above 25℃	1.8	W/℃
V _{GS}	Gate-to-Source Voltage	±20	V
E _{AS}	Single Pulse Avalanche Energy(NOTE *2)	650.25	mJ
T _L	Maximum Temperature for Soldering	300	
T_J and T_{STG}	Operating Junction and Storage Temperature Range	150, -55 to150	C

Thermal Resistance

Symbol	Parameter	Max.	Units	Test Conditions
$R_{\theta JC}$	Junction-to-Case	0.55	°C/W	Water cooled heatsink, P _D adjusted for a peak junction temperature of +150℃.
$R_{\theta JA}$	Junction-to-Ambient	65.2		1 cubic foot chamber, free air.

Page 1 of 9



OFF Characteristics $T_C=25^{\circ}C$ unless otherwise specified

Tell of a rational of the rati							
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	85			V	V_{GS} =0V, I_D =250 μ A	
I _{DSS}	Drain-to-Source Leakage Current			1	μА	V _{DS} =85V, V _{GS} =0V	
						T _J =25°C	
				100		V_{DS} =68V, V_{GS} =0V	
						T _J =100℃	
I _{GSS}	Gate-to-Source Forward Leakage			+100	nA	V _{GS} =+20V	
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -20V	

ON Characteristics $T_J=25^{\circ}\mathbb{C}$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions		
R _{DS(ON)}	StaticDrain-to-Source On-Resistance		6.0	7.5	mΩ	V_{GS} =10V, I_D =60A		
$V_{GS(TH)}$	Gate Threshold Voltage	2		4	V	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		
Pulse width	Pulse width ≤300µs; duty cycle≤ 2%							

Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
C _{iss}	Input Capacitance		4572			\/ 0\/\/ 2E\/
Coss	Output Capacitance		494.4		pF	V_{GS} = 0V, V_{DS} = 25V f =1.0MHz
C _{rss}	Reverse Transfer Capacitance		253			I = I.UIVINZ
Q _g	Total Gate Charge		74.4			I 60A V 64V
Q_{gs}	Gate-to-Source Charge		21.9		nC	$I_D=60A, V_{DD}=64V$ $V_{GS}=10V$
Q_{gd}	Gate-to-Drain ("Miller") Charge		22.4			V _{GS} = 10V

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
t _{d(ON)}	Turn-on Delay Time		35.7	1	200	V_{DD} =40V, I_{D} =60A, V_{GS} =10V R_{G} =6 Ω
t _{rise}	Rise Time		65.6	1		
t _{d(OFF)}	Turn-Off Delay Time		67.2	1	ns	
t _{fall}	Fall Time		21.87			



FTB07N08N

Source-Drain Diode Characteristics Tc=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I _S	Continuous Source Current			120	А	T. 25°∩
	(Body Diode)					
I _{SM}	Maximum Pulsed Current			480	Α	T _C =25℃
	(Body Diode)			400	A	
V_{SD}	Diode Forward Voltage			1.2	٧	I_{SD} =60A, V_{GS} =0V
t _{rr}	Reverse Recovery Time		72		ns	I _S = 20A
Q _{rr}	Reverse Recovery Charge		126		nC	di/dt=100A/us
Pulse width	Pulse width ≤300µs; duty cycle ≤ 2%					

Notes:

^{*1.} Repetitive rating; pulse width limited by maximum junction temperature.

^{*2.} L=0.5mH, I_D =51A, Start T_J =25 $^{\circ}$ C



Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 5 Drain-to-Source On Resistance vs Drain Current




Figure 2 Maximum Power Dissipation vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 6 Typical Transfer Characteristics

Page 4 of 9








Figure 7 Typical Gate Charge vs Gate to Source Voltage




Figure 8 Typical Body Diode Transfer Characteristics




Figure 9 Typical Capacitance vs Drain to Source Voltage





Figure10 Typical Drian to Source on Resistance vs Junction Temperature








Figure 11 Typical The shold Voltage vs Junction Temperature

Figure 12 Typical Breakdown Voltage vs Junction Temperature




Figure 13 Maximum Effective Transient Thermal Impedance, Junction-to-Case



Test Circuits and Waveforms

Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms






Figure 16. Resistive Switching Test Circuit

Figure 17. Resistive Switching Waveforms





Page 7 of 9



Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform






Figure 20. Unclamped Inductive Switching Test Circuit

Figure 21. Unclamped Inductive Switching Waveform





Page 8 of 9



Disclaimers:

InPower Semiconductor Co., Ltd (IPS) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to IPS's terms and conditions supplied at the time of order acknowledgement.

InPower Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing reliability and quality control are used to the extent IPS deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

InPower Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using IPS's components. To minimize risk, customers must provide adequate design and operating safeguards.

InPower Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in IPS's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of IPS's products with statements different from or beyond the parameters stated by InPower Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated IPS's product or service and is unfair and deceptive business practice. InPower Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

InPower Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of InPower Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.