

Product Overview

NSI1311-Q1 is a high-performance isolated amplifier with output separated from input based on the NOVOSENSE capacitive isolation technology. The device has a single-ended input signal range from 0.02V to 2V. The high input impedance of NSI1311-Q1 makes it highly suitable for connection to high-voltage resistive dividers or other voltage signal sources with high output resistance.

The device has a fixed gain of 1 and provides a differential analog output.

The low offset and gain drift ensure the accuracy over the entire temperature range. The high common-mode transient immunity ensures that the device is able to provide accurate and reliable measurements even in the presence of high-power switching such as in motor control applications.

The fail-safe function (missing VDD1 detection) simplifies system-level design and diagnostics.

Key Features

- Up to 5000V_{rms} Insulation voltage
- 0.02~2V, High-Impedance Input Voltage Range
- Fixed Gain: 1
- Low Offset Error and Drift:
±1.5mV (Max), -5~30μV/°C (Max)
- Low Gain Error and Drift:
±0.3% (Max), ±45ppm/°C (Max)
- Low Nonlinearity and Drift:
±0.05% (Max) for 0.02V~0.1V VIN
±0.04% (Max) for 0.1V~2V VIN
±1ppm/°C (Typ)
- SNR: 82dB (Typ, BW=10kHz), 70dB (Typ, BW=100kHz)
- Wide bandwidth: 400kHz (Typ)

- High CMTI: 150kV/μs (Typ)
- System-Level Diagnostic Feature:
VDD1 monitoring
- Operation Temperature: -40°C~125°C
- AEC-Q100 qualified for automotive applications
- RoHS-Compliant Packages:
SOP-8(300mil)

Safety Regulatory Approvals

- UL recognition: up to 5000V_{rms} for 1 minute per UL1577
- CQC certification per GB4943.1-2011
- CSA component notice 5A approval IEC60950-1 standard
- DIN VDE V 0884-11:2017-01

Applications

- Bus voltage monitoring
- AC motor controls
- Power and solar inverters
- Uninterruptible Power Suppliers
- Automotive onboard chargers

Device Information

Part Number	Package	Body Size
NSI1311-Q1SWVR	SOP8(300mil)	5.85mm × 7.50mm

Functional Block Diagrams




Figure 1. Block Diagram

INDEX

1. PIN CONFIGURATION AND FUNCTIONS	3
2. ABSOLUTE MAXIMUM RATINGS	4
3. RECOMMENDED OPERATING CONDITIONS	4
4. THERMAL INFORMATION	4
5. SPECIFICATIONS	4
5.1. ELECTRICAL CHARACTERISTICS	5
5.2. TYPICAL PERFORMANCE CHARACTERISTICS	6
5.3. PARAMETER MEASUREMENT INFORMATION	8
6. HIGH VOLTAGE FEATURE DESCRIPTION	8
6.1. INSULATION AND SAFETY RELATED SPECIFICATIONS	8
6.2. INSULATION CHARACTERISTICS	9
6.3. REGULATORY INFORMATION	10
7. FUNCTION DESCRIPTION	10
7.1. OVERVIEW	10
7.2. ANALOG INPUT	11
7.3. ANALOG OUTPUT	11
8. APPLICATION NOTE	12
8.1. TYPICAL APPLICATION CIRCUIT	12
8.2. SENSE RESISTOR SELECTION	12
8.3. PCB LAYOUT	12
9. PACKAGE INFORMATION	13
10. ORDERING INFORMATION	14
11. DOCUMENTATION SUPPORT	14
12. TAPE AND REEL INFORMATION	15
13. REVISION HISTORY	16

1. Pin Configuration and Functions




Figure 1.1 Package

Table 1.1 Pin Configuration and Description

NSi1311 PIN NO.	SYMBOL	FUNCTION
1	VDD1	Power supply for isolator side 1(3.0V to 5.5V)
2	VIN	Analog input
3	SHTDN	Shutdown input, active high, pulled up internally (typical resistor value: 100kΩ)
4	GND1	Ground 1, the ground reference for Isolator Side 1
5	GND2	Ground 2, the ground reference for Isolator Side 2
6	OUTN	Negative output
7	OUTP	Positive output
8	VDD2	Power supply for isolator side 2 (3.0V to 5.5V)

2. Absolute Maximum Ratings

Parameters	Symbol	Min	Typ	Max	Unit
Power Supply Voltage	VDD1, VDD2	-0.3		6.5	V
Input Voltage	VIN	GND1-6		VDD1+0.5	V
	SHTDN	GND1-0.5		VDD1+0.5	
Output Voltage	OUTP, OUTN	GND2-0.5		VDD2+0.5	V
Output current per Output Pin	Io	-10		10	mA
Operating Temperature	T _{OPR}	-40		125	°C
Junction Temperature	T _J	-40		150	°C
Storage Temperature	T _{STG}	-55		150	°C
Electrostatic discharge	HBM ⁽¹⁾	±2000			V
	CDM ⁽²⁾	±1000			V

(1) Human body model (HBM), per AEC-Q100-002-RevD

(2) Charged device model (CDM), per AEC-Q100-011-RevB

3. Recommended Operating Conditions

Parameters	Symbol	Min	Typ	Max	Unit
Side1 Power Supply	VDD1	3.0	5.0	5.5	V
Side2 Power Supply	VDD2	3.0	3.3	5.5	V
Differential input voltage before clipping output	V _{Clipping}		2.56		V
Linear differential input full scale voltage	V _{FSR}	0.02		2	V
Digital input voltage	SHTDN	GND1		VDD1	
Operating Ambient Temperature	T _A	-40		125	°C

4. Thermal Information

Parameters	Symbol	SOP8(300mil)	Unit
Junction-to-ambient thermal resistance	R _{θJA}	86	°C/W
Junction-to-case (top) thermal resistance	R _{θJC(top)}	28	°C/W
Junction-to-board thermal resistance	R _{θJB}	42	°C/W
Junction-to-top characterization parameter	Ψ _{JT}	4	°C/W
Junction-to-board characterization parameter	Ψ _{JB}	42	°C/W

5. Specifications

5.1. Electrical Characteristics

(VDD1 = 3.0V~5.5V, VDD2 = 3.0V~5.5V, VIN = 0.02V to 2V, and SHTDN = GND1 = 0V, TA = -40°C to 125°C. Unless otherwise noted, Typical values are at VDD1 = 5V, VDD2 = 3.3V, TA = 25°C)

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Power Supply						
Side1 Supply Voltage	VDD1	3.0	5.0	5.5	V	
Side2 Supply Voltage	VDD2	3.0	3.3	5.5	V	
Side1 Supply Current	IDD1		11.4	15.1	mA	SHTDN = LOW
			1		μA	SHTDN = HIGH
Side2 Supply Current	IDD2		6.3	8.4	mA	
VDD1 undervoltage detection threshold voltage	VDD1 _{UV}	1.8	2.3	2.7	V	VDD1 falling
Analog Input						
Input offset voltage	V _{OS}	-1.5	±0.4	1.5	mV	VIN = 1V
Input offset drift	TCV _{OS}	-5	10	30	μV/°C	
Input resistance	R _{IN}		1		GΩ	
Input capacitance	C _{IN}		7		pF	f _{IN} = 275kHz
Input bias current	I _{IB}	-15	3.5	15	nA	VIN = GND1
Input bias current drift	TCI _{IB}		±10		pA/°C	
Analog Output						
Nominal Gain			1		V/V	
Gain error	E _G	-0.3%	±0.05%	0.3%		
Gain error thermal drift	TCE _G	-45	±5	45	ppm/°C	
Nonlinearity		-0.05%	±0.01%	0.05%		0.02V ≤ VIN ≤ 0.1V
		-0.04%	±0.01%	0.04%		0.1V ≤ VIN ≤ 2V
Nonlinearity drift			±1		ppm/°C	
Total harmonic distortion	THD		-87		dB	VIN = 1.8V, f _{IN} = 10kHz, BW = 100kHz
Output noise			210		μV _{RMS}	VIN = 1V, BW = 100kHz
Signal to noise ratio	SNR	78	82		dB	VIN = 1.8V, f _{IN} = 1kHz, BW = 10kHz
			70		dB	VIN = 1.8V, f _{IN} = 10kHz, BW = 100kHz
Common-mode output voltage	V _{CMout}	1.35	1.4	1.46	V	

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Failsafe differential output voltage	V_{FAILSAFE}		-2.53	-2.44	V	SHTDN active, or VDD1 missing
Output Bandwidth	BW		400		kHz	
Power supply rejection ratio ⁽¹⁾	PSRR_{dc}		-78		dB	PSRR vs VDD1, at DC
	PSRR_{ac}		-75		dB	PSRR vs VDD1, 100mV and 10kHz ripple
	PSRR_{dc}		-82		dB	PSRR vs VDD2, at DC
	PSRR_{ac}		-74		dB	PSRR vs VDD2, 100mV and 10kHz ripple
Output resistance	R_{OUT}		<0.2		Ω	
Common-mode transient immunity	CMTI	100	150		kV/ μ s	Common-mode transient immunity
Digital Input (SHTDN)						
Input current	I_{IN}	-70		1	μ A	$\text{GND1} \leq V_{\text{SHTDN}} \leq \text{VDD1}$
Input capacitance	C_{IN}		5		pF	
High-level input voltage	V_{IH}	$0.7 \cdot \text{VDD1}$		$\text{VDD1} + 0.3$	V	
Low-level input voltage	V_{IL}	-0.3		$0.3 \cdot \text{VDD1}$	V	
Timing						
Rising time of OUTP, OUTN	t_{r}		1.3		μ s	
Falling time of OUTP, OUTN	t_{f}		1.3		μ s	
INP, INN to OUTP, OUTN signal delay (50% - 50%)	t_{PD}		1.6	2.1	μ s	
Analog setting time	t_{AS}		0.5		ms	VDD1 step to 3.0 V with VDD2 $\geq$ 3.0 V, to OUTP, OUTN valid, 0.1% settling
Device enable time	t_{EN}		80	100	μ s	SHTDN high to low
Shutdown time	t_{SHTDN}		1.2	5	μ s	SHTDN low to high

(1) Input referred.

5.2. Typical Performance Characteristics

Unless otherwise noted, test at VDD1 = 5V, VDD2 = 3.3V, 0.02V to 2V, and SHTDN = GND1 = 0V, f_{IN} = 1kHz, BW = 10kHz.




Figure 5.1 Input Offset Voltage vs Temperature




Figure 5.5 Signal-to-Noise Ratio vs Temperature




Figure 5.2 Gain Error vs Temperature




Figure 5.6 UVLO of VDD1 vs Temperature




Figure 5.3 Nonlinearity vs Temperature




Figure 5.7 Output Common-Mode Voltage vs Temperature




Figure 5.4 Total Harmonic Distortion vs Temperature




Figure 5.8 Fail-Safe Output Voltage vs Temperature




Figure 5.9 Vin to Vout Delay vs Temperature




Figure 5.11 Supply Current vs Temperature




Figure 5.10 Supply Current vs Supply Voltage

5.3. Parameter Measurement Information




Figure 5.121 Common-Mode Transient Immunity Test Circuit

6. High Voltage Feature Description

6.1. Insulation and Safety Related Specifications

Parameters	Symbol	Value	Unit	Comments
Minimum External Air Gap (Clearance)	CLR	8	mm	Shortest terminal-to-terminal distance through air
Minimum External Tracking (Creepage)	CPG	8	mm	Shortest terminal-to-terminal distance across the package surface

Parameters	Symbol	Value	Unit	Comments
Minimum internal gap	DTI	28	μm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN EN 60112 (VDE 0303-11); IEC 60112
Material Group		I		IEC 60664-1

6.2. Insulation Characteristics

Description	Test Condition	Symbol	Value	Unit
DIN VDE 0110				
For Rated Mains Voltage $\leq 150\text{Vrms}$			I to IV	
For Rated Mains Voltage $\leq 300\text{Vrms}$			I to IV	
For Rated Mains Voltage $\leq 400\text{Vrms}$			I to IV	
Climatic Classification			40/125/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum repetitive isolation voltage		V_{IORM}	2121	V_{PEAK}
Maximum working isolation voltage	AC Voltage	V_{IOWM}	1500	V_{RMS}
	DC Voltage		2121	V_{DC}
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd} (m)$, 100% production test, $t_{ini} = t_m = 1 \text{ sec}$, partial discharge $< 5 \text{ pC}$	$V_{pd} (m)$	3977	V_{PEAK}
Input to Output Test Voltage, Method A. After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{pd} (m)$, $t_{ini} = 60 \text{ sec}$, $t_m = 10 \text{ sec}$, partial discharge $< 5 \text{ pC}$	$V_{pd} (m)$	3394	V_{PEAK}
Input to Output Test Voltage, Method A. After Input and /or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd} (m)$, $t_{ini} = 60 \text{ sec}$, $t_m = 10 \text{ sec}$, partial discharge $< 5 \text{ pC}$	$V_{pd} (m)$	2545	V_{PEAK}
Maximum transient isolation voltage	$t = 60 \text{ sec}$	V_{IOTM}	8000	V_{PEAK}
Maximum Surge Isolation Voltage	Test method per IEC62368-1,1.2/50us waveform, $V_{TEST} = V_{IOSM} \times 1.6$	V_{IOSM}	6250	V_{PEAK}
Isolation resistance	$V_{IO} = 500\text{V}$, $T_{amb} = T_s$	R_{IO}	$>10^9$	Ω
	$V_{IO} = 500\text{V}$, $100^\circ\text{C} \leq T_{amb} \leq 125^\circ\text{C}$	R_{IO}	$>10^{11}$	Ω
Isolation capacitance	$f = 1\text{MHz}$	C_{IO}	0.8	pF
Safety input, output, or total power	$\theta_{JA} = 86^\circ\text{C/W}$, $V_I = 5.5\text{V}$, $T_J = 150^\circ\text{C}$, $T_A = 25^\circ\text{C}$	P_s	1430	mW
Safety input, output, or supply current	$\theta_{JA} = 86^\circ\text{C/W}$, $V_I = 5.5\text{V}$, $T_J = 150^\circ\text{C}$, $T_A = 25^\circ\text{C}$	I_s	260	mA

Description	Test Condition	Symbol	Value	Unit
Maximum safety temperature		T _s	150	°C
UL1577				
Insulation voltage per UL	V _{TEST} = V _{ISO} , t = 60 s (qualification), V _{TEST} = 1.2 × V _{ISO} , t = 1 s (100% production test)	V _{ISO}	5000	V _{RMS}




Figure 6.1 NSi1311 Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN VDE V 0884-11

6.3. Regulatory Information

The NSi1311 are approved or pending approval by the organizations listed in table.

UL		VDE	CQC
UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A	DIN VDE V 0884-11(VDE V 0884-11):2017-01	Certified by CQC11-471543-2012 GB4943.1-2011
Single Protection, 5000V _{rms} Isolation voltage	Single Protection, 5000V _{rms} Isolation voltage	Reinforce Insulation 2121Vpeak, V _{IOSM} =6250Vpeak	Reinforced insulation
Certificate No.E500602	Certificate No.E500602	Certificate No.40052820	CQC20001264938

7. Function Description

7.1. Overview

The NSi1311 is a high performance isolated amplifier with a high input impedance that accept wide range single-ended input. The singled-ended input is suited to bus voltage monitoring in high voltage applications where isolation is required. The analog input is continuously sampled by a second-order Σ - Δ modulator in the device. With the internal voltage reference and clock generator, the modulator converts the analog input signal to a digital bitstream. The output of the modulator is transferred by the drivers (called TX in the Functional Block Diagram) across the isolation barrier that separates the isolated side1 and side2 voltage. The received bitstream and clock are synchronized and processed, as shown in the Functional Block Diagram, by a fourth-order analog filter on the side2 and has a differential output.

SHTDN pin is used to disable the conversion. Since SHTDN is an active high signal and is pulled up by a 100k Ω (typical) internally, it should be connected to GND1 or logic LOW in normal operation.




Figure 7.1 Function Block Diagram

7.2. Analog Input

There are two restrictions on the analog input signal (V_{IN}).

- If the input voltage exceeds the range $GND1 - 6\text{ V}$ to $VDD1 + 0.5\text{ V}$, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on.
- The linearity and noise performance of the device are ensured only when the analog input voltage remains within the specified linear full-scale range (FSR).

7.3. Analog Output

For linear input range, NSI1311 provides an analog differential output which has a fixed gain of 1. If a full-scale input signal is applied to the NSI1311 ($V_{IN} \geq V_{Clipping}$), the analog output will be clipped, as is shown in Figure 7.2(a).

In addition, NSI1311 integrates some diagnostic measures and offers a fail-safe output to simplify system-level design. The fail-safe output is a negative differential output voltage shown in Figure 7.2(b), which does not occur under normal device operation and will only be activated in following conditions:

- When the undervoltage of VDD1 is detected ($VDD1 < VDD1_{UV}$).
- When SHTDN signal is activated (pulled high).




Figure 7.2 Typical Failsafe output and clipping output

8. Application Note

8.1. Typical Application Circuit

NSI1311 has an input impedance of up to $1\text{G}\Omega$, and has a wide input voltage range as well. These features make NSI1311 ideally suitable for isolated voltage sensing applications such as frequency inverters. The typical application circuit is shown in Figure 8.1.

The bus voltage of the frequency inverter is divided by a resistance network, and the divided voltage is applied to the input of NSI1311 through a RC filter. The differential output of the isolated amplifier is converted to a single-ended analog output with an operational-amplifier-based circuit. An analog-to-digital converter usually receives the analog output and converts to digital signal for controller processing.




Figure 8.1 Typical application circuit in voltage sensing

8.2. Sense Resistor Selection

There are two other factors should be considered when selecting the sense resistor:

- The voltage-drop on R_{sense} divided by nominal V_{BUS} must not exceed the recommended linear input voltage range: $V_{\text{IN}} \leq \text{FSR}$.
- The voltage-drop on R_{sense} divided by V_{BUS} in maximum allowed overvoltage condition must not exceed the input voltage that causes a clipping output: $V_{\text{IN}} \leq V_{\text{Clipping}}$.

8.3. PCB Layout

- NSI1311 requires a $0.1\mu\text{F}$ bypass capacitor between VDD1 and GND1, VDD2 and GND2. The capacitor should be placed as close as possible to the VDD pin. If better filtering is required, an additional $1\sim 10\mu\text{F}$ capacitor may be used.

9. Package Information




Figure 9.1 SOW8 Package Shape and Dimension in millimeters





Figure 9.2 SOW8 Package Board Layout Example

10. Ordering Information

Part No.	Isolation Rating(kV)	Linear Input Range(V)	Moisture Sensitivity Level	Temperature	Automotive	Package Type	Package Drawing	SPQ
NSi1311-Q1SWVR	5	0.02 ~ 2	Level-3	-40 to 125°C	YES	SOP8 (300mil)	SOW8	1000

11. Documentation Support

Part Number	Product Folder	Datasheet	Technical Documents	Isolator selection guide
NSi1311	Click here	Click here	Click here	Click here

12. Tape and Reel Information




Figure 12.1 Tape and Reel Information of SOP8(300mil)

13. Revision History

Revision	Description	Date
1.0	Initial Release	2021/6/23
1.1	Add SOW8 board layout example and update insulation characteristics	2021/7/17
1.2	Add Tj in absolute maximum ratings and update DTI in 6.1	2022/4/13
1.3	Update V_{FSR} specification in Part 3, Nonlinearity specification in 5.1, the standard on which V_{IOSM} test method is based in 6.2, description form of Vpd (m) in 6.2, Figure 7.2 and its description in 7.3, and important notice at the end of the datasheet. Update typeface to Source Sans Pro.	2023/02/21

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as any warranty or authorization of, express or implied, including but not limited to accuracy, completeness, merchantability, fitness for a particular purpose or infringement of any third party's intellectual property rights.

You are solely responsible for your use of Novosense' products and applications, and for the safety thereof. You shall comply with all laws, regulations and requirements related to Novosense's products and applications, although information or support related to any application may still be provided by Novosense.

The resources are intended only for skilled developers designing with Novosense' products. Novosense reserves the rights to make corrections, modifications, enhancements, improvements or other changes to the products and services provided. Novosense authorizes you to use these resources exclusively for the development of relevant applications designed to integrate Novosense's products. Using these resources for any other purpose, or any unauthorized reproduction or display of these resources is strictly prohibited. Novosense shall not be liable for any claims, damages, costs, losses or liabilities arising out of the use of these resources.

For further information on applications, products and technologies, please contact Novosense (www.novosns.com).

Suzhou Novosense Microelectronics Co., Ltd