

DATASHEET

N-Channel Enhancement Mode Power MOSFET


Description

This Power MOSFET is produced using advanced SGT technology. This advanced technology has been especially tailored to minimize conduction loss, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode.

Features

- $V_{DS}=45V$, $I_D=180A$
- $R_{DS(ON) TYP} = 1.5m\Omega @V_{GS}=10V$
- Very Low On-resistance $R_{DS(ON)}$
- Low C_{rss}
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

PDFN5*6-8L



Applications

- PWM Application
- Load Switch
- Power Management

100% UIS TESTED!

100% ΔV_{ds} TESTED!



Package Marking and Ordering Information

Device	Marking	Package	Packing	Reel size	Reel (pcs)	Per Carton (pcs)
180N045		PDFN5*6	Reel	13inch	5000	60000

DATASHEET

N-Channel Enhancement Mode Power MOSFET

Absolute Maximum Ratings

Parameter		Symbol	Value	Unit
Drain-source Voltage		V_{DS}	45	V
Gate-source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C=25^{\circ}\text{C}$	I_D	180	A
	$T_C=100^{\circ}\text{C}$		127	
Pulsed Drain Current($T_C=25^{\circ}\text{C}$, T_p Limited By T_{jmax}) ^(note1)		I_{DM}	680	A
Maximum Power Dissipation($T_C=25^{\circ}\text{C}$)		P_D	134	W
Avalanche energy , single Pulse($L=1\text{mH}$) ^(note2)		E_{AS}	1300	mJ
Peak Diode Recovery dv/dt ^(note3)		dv/dt	4.5	V/ns
Thermal Resistance Junction to Case		$R_{\theta JC}$	0.95	$^{\circ}\text{C/W}$
Operating Junction And Storage Temperature		T_j, T_{stg}	-55 To 150	$^{\circ}\text{C}$
Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		T_L	300	$^{\circ}\text{C}$

* Drain current limited by maximum junction temperature.

Notes:

1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature
2. EAS condition: $T_J=25^{\circ}\text{C}$, $V_{DD}=15\text{V}$, $V_G=10\text{V}$, $R_G=25\ \Omega$, $L=1\text{mH}$,
3. Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 0.5\%$

DATASHEET

N-Channel Enhancement Mode Power MOSFET

Electrical Characteristic (TC=25

Parameter	Symbol	Value			Unit	Test Condition
		Min.	Typ.	Max.		
Off Characteristic						
Drain-source breakdown voltage	BV _{DSS}	45	-	-	V	V _{GS} =0V, I _D =250μA
Zero gate voltage drain current	I _{DSS}	-	-	1	μA	V _{DS} =45V, V _{GS} =0V
		-	-	100	μA	V _{DS} =36V, TC =125℃
Gate-source leakage current	I _{GSS}	-	-	± 100	nA	V _{GS} =± 20V, V _{DS} =0V
On Characteristics						
Gate threshold voltage	V _{GS(th)}	2.0	-	4.0	V	V _{DS} =V _{GS} , I _D =250μA
Drain-source on-state resistance	R _{DS(on)}	-	1.5	1.75	mΩ	V _{GS} =10V, I _D =80A
Dynamic Characteristic						
Input Capacitance	C _{iss}	-	5468	-	PF	V _{GS} =0V, V _{DS} =30V, f=1.0MHz
Output Capacitance	C _{oss}	-	1470	-		
Reverse Transfer Capacitance	C _{rss}	-	128	-		
Switching Characteristics						
Turn-on delay time	t _{d(on)}	-	18	-	nS	V _{GS} =10V , V _{DS} =30V, I _D =30A, R _G =25Ω
Turn-on Rise time	t _r	-	10	-		
Turn-off delay time	t _{d(off)}	-	64	-		
Turn-off Fall time	t _f	-	16	-		
Gate Total Charge	Q _G	-	74	-	nC	V _{GS} =10V, V _{DS} =20V, I _D =80A
Gate-Source Charge	Q _{gS}	-	22	-		
Gate-Drain Charge	Q _{gd}	-	15	-		
Drain-Source Diode Characteristics						
Body Diode Forward Voltage	V _{SD}	-	-	1.2	V	V _{GS} =0V, I _{SD} =80A, T _J = 25℃
Body Diode Forward Current	I _S	-	-	180	A	-
Body Diode Reverse Recovery Time	T _{rr}	-	50	-	ns	T _J =25℃ , I _{SD} =24A, V _{GS} =0V, d _i /d _t =100A/μs
Body Diode Reverse Recovery Charge	Q _{rr}	-	48	-	nC	

DATASHEET

N-Channel Enhancement Mode Power MOSFET

TYPICAL CHARACTERISTICS




Figure 1: On Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

DATASHEET

N-Channel Enhancement Mode Power MOSFET

TYPICAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics





Figure 9: Maximum Forward Biased Safe Operating Area


DATASHEET

N-Channel Enhancement Mode Power MOSFET


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms



DATASHEET

N-Channel Enhancement Mode Power MOSFET

Peak Diode Recovery dv/dt Test Circuit & Waveforms




DATASHEET

N-Channel Enhancement Mode Power MOSFET

Package Information

PDFN5*6-8L



DIM.	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
A1	0	-	0.05
b	0.33	0.41	0.51
C	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
e	1.27 BSC		
H	0.41	0.51	0.61
K	1.10	-	-
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
α	0°	-	12°

