



3-1/2 Digit, LED Display, A/D Converter

The Document is Applied to: ICL7107GP, ICL7107GN, ICL7107B


1. General Description

The ICL7107 is a high performance, low power, 3-1/2digit, dual-slope integrating A/D converters, with on-chip display drivers. The ICL7107 is designed for a single battery operated system, will drive non-multiplexed LED display directly. The A/D converter is inherently versatile and accurate. It is immune to the high noise environments. The true differential high impedance inputs and differential reference are very useful for making ratiometric measurement, such as resistance, strain gauge and bridge transducers. The built-in auto-zero feature automatically corrects the system offset without any received adjustment.

- Designed for a single battery operated system, (7-15 voltage), convenient 9V battery operation.
- Internal reference with low temperature drift.
- Can drive LED display directly.
- High impedance CMOS differential inputs.
- Low noise for stable display.
- Auto-zero cycle eliminates need for zero adjustment.
- Inside OSC with out R and C.
- 3.0V reference voltage presented by COM.
- Display-hold, low-battery flag, integration and de-integration status flags are four additional features that are available in the 44-pin package).
- Package: DIP40, QFP44, Die.

2. Function Diagram and Pin Description

2. 1. Pin Configuration





2. 2. Pin Description and Structure Scheme

- 2.2.1. V+ and V- are connected to positive supply voltage and negative supply voltage respectively.
- 2.2.2. A1 ~ G1, A2 ~ G2, A3 ~ G3 are units-digit driver, tens-digit driver and hundreds-digit driver respectively.
- 2.2.3. AB4: Thousand-digit, B&C segments driver.
- 2.2.4. POL: Negative-polarity driver
- 2.2.5. GND: Digit circuit GND.
- 2.2.6. OSC1 ~ OSC3: Make up the oscillator.
- 2.2.7. COM: Analog-common.
- 2.2.8. TEST: Display-test pin.
- 2.2.9. VREF+, VREF-: Analog-reference input, positive terminal and negative terminal.
- 2.2.10. CREF+, CREF-: Reference capacitor, positive terminal and negative terminal.
- 2.2.11. VIN+, VIN-: The analog HIGH input signal is connected to VIN+, and the analog LOW input signal is connected to VIN-.
- 2.2.12. A/Z: Auto-zero capacitor connection-point, to be connected to CAZ.
- 2.2.13. BUF: Integrator resistor connection-point, to be connected to RINT.
- 2.2.14. INT: Integrator output, to be connected to CINT.
- 2.2.15. HOLD: Hold pin.
- 2.2.16. LOWB: Low-battery indication.
- 2.2.17. DEEN: A/D integration status flag.
- 2.2.18. INTEN: A/D de-integration status flag.

3. Electrical Characteristics

3. 1. Absolute Maximum Ratings

Parameter	Symbol	Limit		Unit
		Min.	Max.	Ullit
Supply voltage V+	V_{DD}		6	V
Supply voltage V-	V_{EE}	-6		V
Clock voltage	V_{CLOCK}		6	V
Operation temperature	T_{amb}	-25	+70	°C
Storage Temperature	Tstg	-55	+150	°C
Power Dissipation	P_{D}		800	mW




3. 2. Electrical Characteristics

Unless otherwise specified, Ta=25 $^{\circ}$ C, V_{DD}=4.5V, V_{EE}=-4.5V

Parameter	Conditions	Min	Тур	Max	Unit
Zero Input Reading	$V_{IN}=0V$,	-000.	± 000.0	+000.0	Digital
Zero input Keaunig	Full-Scale=200mV	0			Reading
Ratiometric Reading	$V_{IN}=V_{REF},$	999	999/100	1000	Digital
	$V_{REF}=100 \text{mV}$				Reading
Roll-Over Error					
(Difference, in Reading		-1	± 0.2	+1	
for Equal Positive and	$-V_{IN}=+V_{IN}=200$ mV				Counts
Negative Reading Near					
Full-Scale)					
Linearity (Max. Deviation	Full-Scale=200mV	-1	± 0.2	+1	Counts
From Best Straight Line	or 2.000V				
Fit)	01 2.000 V				
Common-Mode Rejection	$V_{CM}=\pm 1V$, $V_{IN}=0V$,		50	_	$\mu V/V$
Ratio	Full-Scale=200.0mV				
Noise	V _{IN} =0V, Full-Scale	_	15	_	μV
	=200.0mV				
Leakage Current at Input	$V_{IN}=0V$		1	10	pA
Zero Reading Drift	$V_{IN}=0V$	_	0.2	1	$\mu V/^{\circ}\!\mathbb{C}$
Temperature Coefficient	V _{IN} =199.0mV		1	5	ppm/℃
Low Battery Flag	V + ~ V -	6.3	7.0	7.7	V
Supply Current	$V_{IN}=0V$		0.8	1.8	mA
Analog Common Voltage	25kΩ Between	2.7	3.05	3.35	V
(with respect to V+)	Common and V+	2.7			
Temp. Coefficient of	251-O Determen		20	50	
Analog Common (with	25kΩ Between	_			ppm/℃
respect to V+)	Common and V+				
Segment Sinking Current	V+=5.0V	5	8.0	_	mA
(Except Segment AB4)	Segment Voltage3V	3			
Segment Sinking Current	V+=5.0V	10	16	_	mA
(Segment AB4)	Segment Voltage3V	10			



4. Typical Application Circuit and Information



5. Pad Assignment (The IC substrate should be connected to V_{DD} in the PCB layout artwork.)

