

1. DESCRIPTION

The XD14016 quad bilateral switch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each XD14016 consists of four independent switches capable of controlling either digital or analog signals. The quad bilateral switch is used in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

2. FEATURES


- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linearized Transfer Characteristics
- Low Noise — $12 \text{ nV}/\sqrt{\text{Cycle}}$, $f \geq 1.0 \text{ kHz}$ typical
- This Device Has Inputs and Outputs Which Do Not Have ESD Protection. Antistatic Precautions Must Be Taken.

3. MAXIMUM RATINGS (Voltages Referenced to Vss)


Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	-0.5 to V _{DD} +0.5	V
I _{in}	Input Current (DC or Transient), per Control Pin	±10	mA
I _{SW}	Switch Through Current	±25	mA
P _D	Power Dissipation, per Packaget	500	mW
T _{stg}	Storage Temperature	-65 to + 150	°C
TL	Lead Temperature (8-Second Soldering)	260	°C

Note: Maximum Ratings are those values beyond which damage to the device may occur.

4. LOGIC DIAGRAM



5. BLOCK DIAGRAM



Control	Switch
0 = V _{SS}	Off
1 = V _{DD}	On



6. ELECTRICAL CHARACTERISTICS(Voltages Referenced to Vss)

Characteristic	Figure	Symbol	V _{DD} Vdc	25℃			Unit
				Min	Typ	Max	
Input Voltage Control Input	1	V _{IL}	5.0	—	1.5	0.9	Vdc
			10	—	1.5	0.9	
			15	—	1.5	0.9	
		V _{IH}	5.0	3.0	2.0	—	Vdc
			10	8.0	6.0	—	
			15	13	11	—	
Input Current Control	—	I _{in}	15	—	±0.00001	±0.1	μAdc
Input Capacitance	—	C _{in}	—	—	5.0	—	pF
Control	—	—	—	—	5.0	—	—
Switch Input	—	—	—	—	5.0	—	—
Switch Output	—	—	—	—	5.0	—	—
Feed Through	—	—	—	—	0.2	—	—
Quiescent Current (Per Package)	2.3	I _{DD}	5.0	—	0.0005	0.25	μAdc
			10	—	0.0010	0.5	
			15	—	0.0015	1.0	
“ON”Resistance (V _C = V _{DD} , R _L =10 kΩ) (V _{in} =+5.0 Vdc) (V _{in} =-5.0 Vdc) V _{SS} =-5.0 Vdc (V _{in} =±0.25 Vdc) (V _{in} =+7.5 Vdc) (V _{in} =-7.5 Vdc) V _{SS} =- 7.5 Vdc (V _{in} =±0.25 Vdc) (V _{in} =+ 10 Vdc) (V _{in} =+ 0.25 Vdc) V _{SS} = 0 Vdc (V _{in} =+5.6 Vdc) (V _{in} =+ 15 Vdc) (V _{in} =+0.25 Vdc) V _{SS} = 0 Vdc (V _{in} =+9.3 Vdc)	4.5.6	R _{ON}	—	—	—	—	Ohms
			—	—	—	—	
			—	—	300	660	
			—	—	300	660	
			5.0	—	280	660	
			—	—	240	400	
			—	—	240	400	
			7.5	—	180	400	
			—	—	260	660	
			—	—	310	660	
			10	—	310	660	
			—	—	260	400	
			—	—	260	400	
			15	—	300	400	
			—	—	—	—	
△ “ON” Resistance Between any 2 circuits in a common package (V _C =V _{DD}) (V _{in} =±5.0 Vdc, V _{SS} =-5.0 Vdc) (V _{in} =±7.5Vdc, V _{SS} =-7.5 Vdc)	—	△ R _{ON}	—	—	—	—	Ohms
			5.0	—	15	—	
			7.5	—	10	—	
Input/Output Leakage Current (V _C =V _{SS}) (V _{in} = + 7.5, V _{out} =- 7.5 Vdc) (V _{in} =-7.5, V _{out} =+ 7.5 Vdc)	—	—	—	—	—	—	μAdc
			7.5	—	±0.0015	±0.1	
			7.5	—	±0.0015	±0.1	

ELECTRICAL CHARACTERISTICS(CL= 50 pF,TA=25°C)

Characteristic	Figure	Symbol	V _{DD} Vdc	Min	Typ	Max	Unit
Propagation Delay Time (V _{ss} =0 Vdc) Vin to Vout (V _c =V _{DD} ,R _L = 10 kΩ)	7	t _{PLH} , t _{PHL}	5.0 10 15	— — —	15 7.0 6.0	45 15 12	ns
Control to Output (V _{in} ≤ 10 Vdc,R _L = 10 kΩ)	8	t _{PHZ} , t _{PLZ} , t _{PZH} , t _{PZL}	5.0 10 15	— — —	34 20 15	90 45 35	ns
Crosstalk, Control to Output (V _{ss} =0Vdc) (V _c =V _{DD} ,R _{in} = 10 kΩ,R _{out} = 10 kΩ,f=1.0 kHz)	9	—	5.0 10 15		30 50 100		mV
Crosstalk between any two switches (V _{ss} = 0Vdc) (R _L = 1.0 kΩ,f = 1.0 MHz, crosstalk=20log ₁₀ $\frac{V_{out1}}{V_{out2}}$)	—	—	5.0		-80		dB
Noise Voltage (V _{ss} =0 Vdc) (V _c =V _{DD} ,f=100 Hz) (V _c =V _{DD} ,f= 100 kHz)	10.11	—	5.0 10 15 5.0 10 15	— — — — — —	24 25 30 12 12 15		$\frac{nv}{\sqrt{\text{Cycle}}}$
Second Harmonic Distortion (V _{ss} =-5.0 Vdc) (V _{in} =1.77 Vdc, RMS Centered @0.0 Vdc, R _L = 10 kΩ,f= 1.0 kHz)	—	—			0.1 6		%
Insertion Loss (V _c =V _{DD} ,V _{in} =1.77 Vdc, V _{ss} =-5.0Vdc,RMS centered =0.0 Vdc,f=1.0 MHz) $I_{loss}=20\log_{10}\frac{V_{out}}{V_{in}}$ (R _L = 1.0 kΩ) (R _L = 10 kΩ) (R _L =100 kΩ) (R _L =1.0 MΩ2)	12	—	5.0	— — — —	2.3 0.2 0.1 0.0 5	— — — —	dB
Bandwidth (-3.0 dB) (V _c =V _{DD} ,V _{in} =1.77 Vdc,V _{ss} =-5.0 Vdc, RMS centered @0.0 Vdc) (R _L = 1.0 kΩ) (R _L = 10 kΩ) (R _L =100 kΩ) (R _L = 1.0 MΩ)	12.13	BW	5.0	— — — —	54 40 38 37	— — — —	MHZ
OFF Channel Feedthrough Attenuation (V _{ss} =-5.0 Vdc) V _c =V _{ss} ,20 log ₁₀ $\frac{V_{out}}{V_{in}}$ =-50db) V _{out} =-50dB) (R _L =1.0kΩ) (R _L = 10 kΩ) (R _L =100 kΩ2) (R _L =1.0MΩ)	—	—	5.0	— — — —	125 0 140 18 2.0	— — — —	kHZ

7. PIN ASSIGNMENT



V_{IL} : V_C is raised from V_{SS} until $V_C = V_{IL}$.
at $V_C = V_{IL}$: $I_S = \pm 10 \mu A$ with $V_{in} = V_{SS}$, $V_{out} = V_{DD}$ or $V_{in} = V_{DD}$, $V_{out} = V_{SS}$.
 V_{IH} : When $V_C = V_{IH}$ to V_{DD} , the switch is ON and the R_{ON} specifications are met.

Figure 1. Input Voltage Test Circuit




Figure 2. Quiescent Power Dissipation Test Circuit




Figure 3. Typical Power Dissipation per Circuit (1/4 of device shown)

8. TYPICAL RON VERSUS INPUT VOLTAGE




Figure 4. $V_{SS} = -5.0\text{ V}$ and -7.5 V




Figure 5. $V_{SS} = 0\text{ V}$




Figure 6. R_{ON} Characteristics Test Circuit




Figure 7. Propagation Delay Test Circuit and Waveforms




Figure 8. Turn-On Delay Time Test Circuit and Waveforms




Figure 9. Crosstalk Test Circuit




Figure 10. Noise Voltage Test Circuit




Figure 11. Typical Noise Characteristics




Figure 12. Typical Insertion Loss/Bandwidth Characteristics




Figure 13. Frequency Response Test Circuit




Figure 14. ΔV Across Switch

9. APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The 0-to-5 V Digital Control signal is used to directly control a 5 V_{p-p} analog signal.

The digital control logic levels are determined by VDD and VSS. The VDD voltage is the logic high voltage; the VSS voltage is logic low. For the example, VDD = +5 V logic high at the control inputs; VSS = GND = 0 V logic low.

The maximum analog signal level is determined by VDD and VSS. The analog voltage must not swing higher than VDD or lower than VSS.

The example shows a 5 V_{p-p} signal which allows no margin at either peak. If voltage transients above VDD and/or below VSS are anticipated on the analog channels, external diodes (D_x) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between VDD and VSS is 18.0 V. Most parameters are specified up to 15 V which is the recommended maximum difference between VDD and VSS.




Figure A. Application Example




Figure B. External Germanium or Schottky Clipping Diodes

10. ORDERING INFORMATION

Ordering Information

Part Number	Device Marking	Package Type	Body size (mm)	Temperature (°C)	MSL	Transport Media	Package Quantity
XD14016	XD14016	DIP14	19.05 * 6.35	-0 to 70	MSL3	Tube 25	1000

11. DIMENSIONAL DRAWINGS

