

Low Offset Voltage, Low Noise, 7 MHz High Precision JFET Op Amps

Features

- Low Offset Voltage: 75 μV max
- Low Offset Voltage Drift: 0.5 $\mu\text{V}/^\circ\text{C}$ typical
2 $\mu\text{V}/^\circ\text{C}$ max
- Low Input Bias Current: 25 pA
- Low Noise: 10 $\text{nV}/\sqrt{\text{Hz}}$ @ 1 kHz
0.1 Hz to 10 Hz 1.75 $\mu\text{V}_{\text{P-P}}$
- Bandwidth: 7 MHz
- Slew Rate: 35 $\text{V}/\mu\text{s}$
- Fast Settling Time: 560 ns to 0.01%
- Supply Current: 2 mA per amplifier
- Supply Voltage: $\pm 4.5\text{ V}$ to $\pm 15\text{ V}$ or 9 V to 30 V
- Specified Temperature Range: -40°C to $+125^\circ\text{C}$

Applications

- Multipole Filters
- Precision Current Measurement
- Photodiode Amplifiers
- Instrumentation
- Sensors Interface
- Audio

General Description

ZJA3512 family are dual- and quad- precision JFET amplifiers that feature low offset voltage, low input bias current, low input voltage noise and low input current noise. ZJA3512's offset voltage is guaranteed to be within 75 μV , which is an order of magnitude better than traditional JFET op amps.

The combination of low offset, low noise, and very low input bias current makes these amplifiers especially suitable for high impedance sensor amplification and precise current measurement using shunts. The combination of DC precision, low noise, and fast settling time results in superior accuracy in medical instruments, electronic measurement, and automated test equipment. ZJA3512 family maintain their fast-settling performance even with substantial capacitive loads. Moreover, they do not suffer from output phase reversal when input voltages exceed the maximum common-mode voltage range.

Fast slew rate and excellent stability with capacitive load make ZJA3512 a perfect fit for high performance filters. Low input bias currents, low offset, and low noise result in a wide dynamic range of photodiode amplifier circuits. Low noise and distortion, high output current, and excellent speed make ZJA3512 a great choice for audio applications.

ZJA3512-2 is available in 8-lead narrow SOIC and 8-lead MSOP packages. Both of them are specified over the -40°C to $+125^\circ\text{C}$ extended industrial temperature range.

Typical Application




Figure 1. Photodiode amplifier

Typical Characteristics




Figure 2. Offset voltage histogram

Table of Contents

Features	1	Output Phase Reversal	12
Applications	1	THD + Noise.....	12
General Description.....	1	Total Noise Including Source Resistors.....	13
Typical Application	1	Settling Time.....	13
Typical Characteristics.....	1	Overload Recovery Time.....	13
Table of Contents.....	2	Capacitive Load Drive	14
Version (Release A).....	3	Open-Loop Gain and Phase Response.....	16
Revision History.....	3	I-V Conversion Applications	17
Pin Configurations and Function.....	4	Photodiode Circuits	17
Absolute Maximum Ratings	5	Layout Guidance	19
Thermal Resistance	5	Outline Information.....	20
Specifications	6	Ordering Guide.....	21
Typical Performance Characteristics	8	Product Order Model.....	21
General Application Information.....	12	Related Parts	22

Version (Release A)¹

Revision History

Jan. 2025 — Release A

Updated Outline Dimensions, Ordering Guide, Product Order Model and Related Parts

May. 2024

Sep. 2023 — Initial

¹ Information furnished by ZJW Microelectronics is believed to be accurate and reliable. However, no responsibility is assumed by ZJW Microelectronics for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of ZJW Microelectronics. Trademarks and registered trademarks are the property of their respective owners.

Pin Configurations and Function




Figure 3. ZJA3512-2 Pin Configuration (8-lead SOIC and MSOP)

Mnemonic	Pin No.	I/O ¹	Description
OUTA	1	AO	Channel A output
-INA	2	AI	Channel A inverting input
+INA	3	AI	Channel A Non-inverting input
V-	4	P	Negative power supply
+INB	5	AI	Channel B Non-inverting input
-INB	6	AI	Channel B inverting input
OUTB	7	AO	Channel B output
V+	8	P	Positive power supply

¹ AI: Analog Input; P: Power; AO: Analog Output.

Absolute Maximum Ratings ¹

Parameter	Rating
Supply Voltage	± 18 V
Input Voltage	$\pm V_s$
Output Short-Circuit Duration to GND	Continuous
Operating Temperature Range	-40 °C to 125 °C
Storage Temperature Range	-65 °C to 150 °C
Junction Temperature Range	-65 °C to 150 °C
Lead Temperature, Soldering (10 sec)	300 °C
ESD Rating (ESD) ²	
Human Body Model (HBM) ³	2 kV
Charge Device Model (CDM) ⁴	1.5 kV

Thermal Resistance ⁵

Package Type	θ_{JA}	θ_{JC}	Unit
8-lead SOIC	158	43	°C/W
8-lead MSOP	190	44	°C/W

¹ These ratings apply at 25 °C, unless otherwise noted.

Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

² Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry,

damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

³ ANSI/ESDA/JEDEC JS-001 Compliant

⁴ ANSI/ESDA/JEDEC JS-002 Compliant

⁵ θ_{JA} addresses the conditions for soldering devices onto circuit boards to achieve surface mount packaging.

Specifications

The ● denotes the specification which apply over the full operating temperature range, otherwise specifications are at $V_S = \pm 5\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted.

Parameter	Symbol	Conditions		Min	Typ.	Max	Unit
INPUT CHARACTERISTICS							
Offset Voltage	V _{OS}	B Grade	●		30	350 800	μV μV
		A Grade	●		200	600 1.5	μV mV
Offset Voltage Drift	ΔV _{OS} /ΔT	B Grade			0.5	4	μV/°C
		A Grade			4	10	μV/°C
Input Bias Current	I _B				25	80	pA
		-40 °C < T _A < +85 °C				0.7	nA
		-40 °C < T _A < +125 °C	●			10	nA
Input Offset Current	I _{OS}				5		pA
		-40 °C < T _A < +85 °C				0.05	nA
		-40 °C < T _A < +125 °C	●			1	nA
Input Capacitance		Differential			5.2		pF
		Common-Mode			6		pF
Input Voltage Range	IVR			-13.5		+13	V
Common-Mode Rejection Ratio	CMRR	V _{CM} = -2.0 V to +2.5 V		90	113		dB
Large Signal Voltage Gain	A _{VO}	R _L = 2 kΩ, V _O = ±3 V, V _{CM} = 0 V		96	100		dB
OUTPUT CHARACTERISTICS							
Output Voltage High	V _{OH}	R _L = 10 kΩ	●	4.83	4.95		V
		R _L = 2 kΩ	●	4.76	4.9		V
		R _L = 600 Ω	●	4.55	4.8		V
Output Voltage Low	V _{OL}	R _L = 10 kΩ	●		-4.94	-4.82	V
		R _L = 2 kΩ	●		-4.91	-4.75	V
		R _L = 600 Ω	●		-4.82	-4.55	V
Output Current	I _{OUT}		●	45	65		mA
POWER SUPPLY							
Supply Current per Amplifier	I _S		●		1.9	2.1	mA
Power Supply Rejection Ratio	PSRR	V _S = ±4.5 V to ±18 V		90	112		dB
DYNAMIC PERFORMANCE							
Slew Rate	SR	R _L = 2 kΩ			35		V/μs
Gain Bandwidth Product	GBP				7		MHz
Settling Time	t _s	To 0.1%, G = +1, 0 V to 4 V Step			0.25		μs
		To 0.01%, G = +1, 0 V to 4 V Step			0.56		μs
THD + Noise	THD + N	1 kHz, G = +1, R _L = 2 kΩ			0.0003		%
Phase Margin	φ _M				59		Degree
NOISE PERFORMANCE							
Voltage Noise Density	e _n	f = 10 Hz			52.7		nV/√Hz
		f = 100 Hz			20		nV/√Hz
		f = 1 kHz			10		nV/√Hz
		f = 10 kHz			9.7		nV/√Hz
Peak-to-Peak Voltage Noise	e _{nP-P}	0.1 Hz to 10 Hz Bandwidth			1.75		μV _{P-P}

The ● denotes the specification which apply over the full operating temperature range, otherwise specifications are at $V_S = \pm 15\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
-----------	--------	------------	-----	-----	-----	------

INPUT CHARACTERISTICS

Offset Voltage	V_{OS}	B Grade	●	30	75 200	μV μV
		A Grade	●	200	500 1	μV mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	B Grade		0.5	2	$\mu\text{V}/^\circ\text{C}$
		A Grade		4	8	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	I_B			25	80	pA
		$-40\text{ }^\circ\text{C} < T_A < +85\text{ }^\circ\text{C}$			0.7	nA
		$-40\text{ }^\circ\text{C} < T_A < +125\text{ }^\circ\text{C}$	●		10	nA
Input Offset Current	I_{OS}			5		pA
		$-40\text{ }^\circ\text{C} < T_A < +85\text{ }^\circ\text{C}$			0.05	nA
		$-40\text{ }^\circ\text{C} < T_A < +125\text{ }^\circ\text{C}$	●		1	nA
Input Capacitance		Differential		5.2		pF
		Common-Mode		6		pF
Input Voltage Range	IVR		-13.5		+13	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -12.5\text{ V to } +12.5\text{ V}$	90	116		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_O = \pm 13.5\text{ V}$, $V_{CM} = 0\text{ V}$	96	104		dB

OUTPUT CHARACTERISTICS

Output Voltage High	V _{OH}	R _L = 10 kΩ	●	14.8	14.92		V
		R _L = 2 kΩ	●	14.6	14.8		V
		R _L = 600 Ω	●	14.1 11	14.4		V V
Output Voltage Low	V _{OL}	R _L = 10 kΩ	●		-14.91	-14.8	V
		R _L = 2 kΩ	●		-14.82	-14.6	V
		R _L = 600 Ω	●		-14.57	-14.4 -14	V V
Output Current	I _{OUT}		●	45	65		mA

POWER SUPPLY

Supply Current per Amplifier	I_S	$V_O = 0\text{ V}$	●	2	2.2		mA
Power Supply Rejection Ratio	PSRR	$V_S = \pm 4.5\text{ V to } \pm 18\text{ V}$		90	112		dB

DYNAMIC PERFORMANCE

Slew Rate	SR	$R_L = 2\text{ k}\Omega$			35		V/ μs
Gain Bandwidth Product	GBP				7		MHz
Settling Time	t_S	To 0.1%, $G = +1$, 0 V to 10 V Step			0.39		μs
		To 0.01%, $G = +1$, 0 V to 10 V Step			0.56		μs
THD + Noise	THD + N	1 kHz, $G = +1$, $R_L = 2\text{ k}\Omega$			0.0003		%
Phase Margin	ϕ_M				63		Degree

NOISE PERFORMANCE

Voltage Noise Density	e_n	$f = 10\text{ Hz}$			52.7		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 100\text{ Hz}$			20		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$			10		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10\text{ kHz}$			9.7		$\text{nV}/\sqrt{\text{Hz}}$
Peak-to-Peak Voltage Noise	$e_{n\text{-P-P}}$	0.1 Hz to 10 Hz Bandwidth			1.75		$\mu\text{V}_{\text{P-P}}$

Typical Performance Characteristics

Unless otherwise stated, $T_A = 25\text{ }^{\circ}\text{C}$, $V_S = \pm 15\text{ V}$, $R_L = 2\text{ k}\Omega$.




Figure 4. Input offset voltage histogram (B grade)




Figure 5. Temperature drift histogram (B grade)




Figure 6. Input Bias Current @ 25 °C




Figure 7. Input Bias Current @ -40 °C




Figure 8. Input Bias Current @ 85 °C




Figure 9. Input Bias Current @ 125 °C




Figure 10. Input Offset Current vs. Temperature




Figure 11. Input Bias Current vs. Supply Voltage




Figure 12. Supply Current vs. Supply Voltage per Amplifier




Figure 13. Supply Current vs. Temperature per Amplifier




Figure 14. Output Voltage vs. Load Current




Figure 15. Open-Loop Gain vs. Frequency




Figure 16. Close-Loop Gain vs. Frequency




Figure 17. Output Impedance vs. Frequency




Figure 18. CMRR vs. Frequency




Figure 19. Voltage Noise Density vs. Frequency




Figure 20. PSRR vs. Frequency








Figure 21. 0.1 Hz to 10 Hz Input Voltage Noise



General Application Information

Output Phase Reversal

Phase reversal is a change of polarity in the transfer function of the amplifier. This can occur when the voltage applied at the input of an amplifier exceeds the maximum common-mode voltage. Phase reversal can cause permanent damage to the device and may result in system lockups. The ZJA3512-2 do not exhibit phase reversal when input voltages are beyond the supplies.




Figure 26. No phase reversal

THD + Noise

ZJA3512 features low total harmonic distortion (THD) and excellent gain linearity, making these amplifiers a great choice for precision circuits with high closed-loop gain and for audio application circuits. Figure 27 demonstrates that when configured with positive unity gain (the worst case) and driving a 100 k Ω load, the total distortion and noise of ZJA3512 is approximately 0.0003%.




Figure 27. THD+N vs. Frequency

Total Noise Including Source Resistors

The low input current noise and input bias current of the ZJA3512 make it the ideal amplifier for circuits with substantial input source resistance. Input offset voltage increases by less than 15 nV per 500 Ω of source resistance at room temperature. The total noise density of the circuit is

$$e_{nTOTAL} = \sqrt{e_n^2 + (i_n R_s)^2 + 4kTR_s}$$

Where:

e_n is the input voltage noise density of the parts.

i_n is the input current noise density of the parts.

R_s is the source resistance at the noninverting terminal.

k is Boltz man's constant (1.38×10^{-23} J/K).

T is the ambient temperature in Kelvin ($T=273+^{\circ}\text{C}$).

For $R_s < 3.9 \text{ k}\Omega$, e_n dominates and $e_{nTOTAL} \approx e_n$.

The current noise of the ZJA3512 is so low that its contribution does not become a significant term unless R_s is greater than 165 M Ω , an impractical value for most applications.

The total equivalent rms noise over a specific bandwidth is expressed as:

$$e_{nTOTAL} = e_{nTOTAL} \sqrt{BW}$$

Where BW is the bandwidth in Hertz.

Note that the above analysis is valid for frequencies larger than 300 Hz and assumes flat noise above 10 kHz. For lower frequencies, flicker noise (1/f) must be considered.

Settling Time

Settling time is the time required for the amplifier output to reach a stable state and remain within a percentage of its step value. The pulse has been applied to the input terminal. Thanks to its impressive slew rate of 35 V/ μs , ZJA3512 settles to within 0.01% in less than 560 ns, for a 10 V step in positive unity gain. This makes it an excellent choice as a buffer at the output of DACs whose settling time is typically less than 1 μs .

In addition to fast settling time and fast slew rate, the low offset voltage drift and input offset current of ZJA3512 allows full accuracy of a 16-bit converter over the entire operating temperature range.

Overload Recovery Time

Overload recovery, also known as overspeed recovery, refers to the time it takes the output of an amplifier to recover from a saturated condition to its linear region. This recovery time is particularly long, which is crucial for the application of amplifiers that must promptly response to small signal in the presence of excessive large transient. Figure 28 shows the positive overload recovery of ZJA3512. The output recovers from saturation within approximately 440 ns.




Figure 28. Positive Overload Recovery

The negative overdrive recovery time is also approximately 440 ns as shown in Figure 29. In addition to the fast recovery time, ZJA3512 show excellent positive and negative recovery time symmetry. This is an important feature of transient signal rectification, as the output signal is kept equally undistorted throughout any given period.




Figure 29. Negative Overload Recovery

Capacitive Load Drive

ZJA3512 is unconditionally stable under all gains in both inverted and non-inverting configurations. It is capable of driving up to 1000 pF capacitive load, without oscillation under positive unity gain configuration (worst case configuration). However, as with most amplifiers, driving larger capacitive loads in a unity gain configuration may cause excessive overshoot and/or ringing, or even oscillation. A simple snubber network reduces the amount of overshoot and ringing significantly. The advantage of this configuration is that the output swing of the amplifier will not decrease, as R_S is located outside the feedback loop.




Figure 30. Snubber Network Configuration

Figure 31 shows a scope plot of the output of ZJA3512 in response to a 400 mV pulse. The circuit is configured as unity gain (worst case), with a load capacitance of 500 pF, and no ringing is observed at the output. As a comparison, one popular JFET amplifier from competitor demonstrates excessive ringing under the same condition, as shown in Figure 32. This confirms the outstanding stability margin of ZJA3512.




Figure 31. ZJA3512 Directly Driving Large Capacitive Load




Figure 32. Competitor JFET Amplifier Driving Capacitive Load

However, further increase of capacitive load eventually undermines stability and leads to ringing as shown in Figure 33 for Load of 1 nF. By adding a simple snubber network, it is able to eliminate the ringing as displayed in Figure 34.




Figure 33. Direct Capacitive Load Drive of 1 nF




Figure 34. Capacitive Load Drive of 1 nF with Snubber

The optimal values of R_s and C_s depend on the load capacitance and input capacitance of ZJA3512, which is summarized in Table 1.

C_{LOAD}	$R_s (\Omega)$	C_s
1 nF	100	10 nF
2 nF	50	10 nF
5 nF	20	10 nF

Table 1. Optimum Values for Capacitive Loads

Open-Loop Gain and Phase Response

In addition to impressive low noise, low offset voltage and offset current, ZJA3512 has excellent loop gain and phase response even when driving heavy resistive or capacitive load. Compare them to competitor JFET amplifier mentioned above in Figure 35 and Figure 36. When the output is loaded with 2.5 k Ω resistor, ZJA3512 has unity gain frequency of 7 MHz and a phase margin of 63° while the competitor 8 MHz and 52°. Although the competitor is of higher bandwidth, ZJA3512 is much more stable, showing much less peaking in transient response and thus much faster settling time.




Figure 35. Frequency Response of ZJA3512




Figure 36. Frequency Response of Competitor JFET Amplifier

I-V Conversion Applications

Photodiode Circuits

Common applications for I-V conversion include photodiode circuits, where the amplifier is used to convert a current, generated by a photo diode placed at the inverting input terminal, into an output voltage.

ZJA3512's low input bias current, wide bandwidth, and low noise make it an excellent choice for various photodiode applications, including fiber optic controls, motion sensors, and bar code readers.

The circuit shown in Figure 37 uses a silicon diode with zero bias voltage. This is known as a Photovoltaic Mode; this configuration limits the overall noise and is suitable for instrumentation applications.




Figure 37. Equivalent Preamplifier Photodiode Circuit

A larger signal bandwidth can be attained at the expense of additional output noise. The total input capacitance (C_t) consists of the sum of the diode capacitance (typically 3 pF to 4 pF) and the amplifier's input capacitance (12 pF), which includes external parasitic capacitance. C_t creates a pole in the frequency response, which may lead to an unstable system. To ensure stability and optimize the bandwidth of the signal, a capacitor is placed in the feedback loop of the circuit shown in Figure 37. It creates a zero and yields a bandwidth whose corner frequency is $1/(2\pi(R_2C_f))$.

The value of R_2 can be determined by the ratio V/I_D , where V is the desired output voltage of the op amp and I_D is the diode current. For example, if I_D is 100 μ A and a 10 V output voltage is desired, R_2 should be 100 k Ω . R_d is a junction resistance that drops typically by a factor of 2 for every 10 $^{\circ}$ C increase in temperature. A typical value for R_d is 1000 M Ω . Since $R_d \gg R_2$, the circuit behavior is not impacted by the effect of the junction resistance. The maximum signal bandwidth is

$$f_{MAX} = \sqrt{\frac{f_t}{2\pi R_2 C_t}}$$

where f_t is the unity gain frequency of the amplifier.

Using the parameters above, $C_f \approx 1$ pF, which yields a signal bandwidth of about 2.6 MHz.

$$Cf = \sqrt{\frac{Ct}{2\pi R_2 f t}}$$

where f_t is the unity gain frequency of the op amp, achieves a phase margin, Φ_m , of approximately 45° .

A higher phase margin can be obtained by increasing the value of C_f . Setting C_f to twice the previous value yields approximately $\Phi_m=65^\circ$ and a maximally flat frequency response, but reduces the maximum signal bandwidth by 50%.

Crosstalk

Crosstalk, also known as channel separation, measures the signal feedthrough from one channel to another. The channel separation of ZJA3512 is better than -100 dB at frequencies below 10 kHz, and higher than -55 dB at frequencies above 10 MHz. Figure 38 shows the typical channel separation behavior between the two amplifiers in ZJA3512-2.




Figure 38. Crosstalk Test Circuit




Figure 39. Dual Channel Crosstalk

Layout Guidance

For optimized performances of the device, good PCB layout practices are recommended, including:

- Noise may be conducted into the analog circuit through the op amp supply pins, using the low ESR 0.1 μ F ceramic capacitor as decoupling capacitor. Put it as close as possible to the power pin can effectively reduce the noise caused by the power supplies.
- Normally input trace is more sensitive, keep the trace as short as possible. In order to reduce the noise of parasitic coupling, keep the input signals far from the power supply and/or outputs. If this is not possible, the sensitive traces should be perpendicular to others, so that the noise coupled through the parasitic capacitance can be as small as possible.
- If the it is high impedance signal source, it is necessary to design a guard ring. Guard rings can significantly reduce leakage currents from nearby traces that are at different potentials.
- Place the peripheral components as close as possible to the pins of the op amp, such as placing R_F , C_F and R_G . And delete the PCB ground plane below the inverting input to minimize parasitic capacitance.
- For best leakage performance, it is recommended to clean the PCBA after soldering and baking at 85°C for 30 minutes to remove any potential moisture from the package.
- In addition, separate grounding of the analog and digital parts of the circuit is one of the simplest and most effective noise suppression methods. When designing the PCB, plan the layout of the ground current return paths of the analog and digital parts so that the ground current return paths do not interfere each other. Using one or more layers of the multi-layer PCB as the ground also helps to reduce the ground impedance and noise.

Outline Information




Figure 40. 8-Lead SOIC Package Dimensions shown in millimeters





Figure 41. 8-Lead MSOP Package Dimensions shown in millimeters

Ordering Guide

Model	Channels	Orderable Device	Package	Temperature Range (°C)	External Package
ZJA3512-2	2	ZJA3512-2BSABT	SOIC-8	-40 to +125	Tube
		ZJA3512-2BSABR			13" Reel
		ZJA3512-2ASABT			Tube
		ZJA3512-2ASABR			13" Reel
		ZJA3512-2BUABT	MSOP-8		Tube
		ZJA3512-2BUABR			13" Reel
		ZJA3512-2AUABT			Tube
		ZJA3512-2AUABR			13" Reel

Product Order Model



Related Parts

Part Number	Description	Comments
ADC		
ZJC2020	20-bit 350 kSPS SAR ADC	Fully differential input, SINAD 101.4 dB, THD -118 dB
ZJC2000/2010	18-bit 400 kSPS/200 kSPS SAR ADC	Fully differential input, SINAD 99.3 dB, THD -113 dB
ZJC2001/2011	16-bit 500 kSPS/250 kSPS SAR ADC	Fully differential input, SINAD 95.3 dB, THD -113 dB
ZJC2002/2012	16-bit 500 kSPS/250 kSPS SAR ADC	Pseudo-differential unipolar input, SINAD 91.7 dB, THD -105 dB
ZJC2003/2013		Pseudo-differential bipolar input, SINAD 91.7 dB, THD -105 dB
ZJC2004/2014	18-bit 400 kSPS/200 kSPS SAR ADC	Pseudo-differential unipolar input, SINAD 94.2 dB, THD -105 dB
ZJC2005/2015		Pseudo-differential bipolar input, SINAD 94.2 dB, THD -105 dB
ZJC2007/2017	14-bit 600 kSPS/300 kSPS SAR ADC	Pseudo-differential unipolar input, SINAD 85 dB, THD -105 dB
ZJC2008/2018		Pseudo-differential bipolar input, SINAD 85 dB, THD -105 dB
ZJC2009	Small size, 12-bit 1 MSPS SAR ADC	Single-ended input, SOT23-6, 2.3 V to 5 V, SINAD 73 dB, THD -89 dB
ZJC2100/1-18	18-bit 400 kSPS/200 kSPS 4-ch differential SAR ADC, SINAD 99.3 dB, THD -113 dB	
ZJC2100/1-16	16-bit 500 kSPS/250 kSPS 4-ch differential SAR ADC, SINAD 95.3 dB, THD -113 dB	
ZJC2102/3-18	18-bit 400 kSPS/200 kSPS 8-ch pseudo-differential SAR ADC, SINAD 94.2 dB, THD -105 dB	
ZJC2102/3-16	16-bit 500 kSPS/250 kSPS 8-ch pseudo-differential SAR ADC, SINAD 91.7 dB, THD -105 dB	
ZJC2102/3-14	14-bit 600 kSPS/300 kSPS 8-ch pseudo-differential SAR ADC, SINAD 85 dB, THD -105 dB	
ZJC2104/5-18	18-bit 400 kSPS/200 kSPS 4-ch pseudo-differential SAR ADC, SINAD 94.2 dB, THD -105 dB	
ZJC2104/5-16	16-bit 500 kSPS/250 kSPS 4-ch pseudo-differential SAR ADC, SINAD 91.7 dB, THD -105 dB	

DAC

ZJC2541-18/16/14	18/16/14-bit 1 MSPS single channel DAC with unipolar output	Power on reset to 0 V (ZJC2541) or $V_{REF}/2$ (ZJC2543), 1 nV-S glitch, SOIC-8, MSOP-10/8, DFN-10 packages
ZJC2543-18/16/14		
ZJC2542-18/16/14	18/16/14-bit 1 MSPS single channel DAC with bipolar output	Power on reset to 0 V (ZJC2542) or $V_{REF}/2$ (ZJC2544), 1 nV-S glitch, SOIC-14, TSSOP-16, QFN 16 packages
ZJC2544-18/16/14		

Amplifier

ZJA3000-1/2/4	Single/Dual/Quad 36 V low bias current precision Op Amps	3 MHz, 35 μ V max Vos, 0.5 μ V/ $^{\circ}$ C max TCvos, 25 pA max Ibias, 1 mA/ch, input to V- (ZJA3000 only), RRO, 4.5 V to 36 V
ZJA3001-1/2/4		
ZJA3018-2	OVP ± 75 V, 36 V, Low Power, High Precision Op Amp	1.3 MHz, 10 μ V max Vos, 0.5 μ V/ $^{\circ}$ C max TCvos, 25 pA max Ibias, 0.5 mA/ch, OVP ± 75 V (ZJA3018 only), RRO, 4.5 V to 36 V
ZJA3008-2		
ZJA3512-2	Dual 36 V 7 MHz precision JFET Op Amps	7 MHz, 35 μ S, 50 μ V max Vos, 1 μ V/ $^{\circ}$ C max TCvos, 2 mA/ch, RRO, 9 V to 36 V
ZJA3206/06/02-1/2	Precision 24/11.6/5.3 MHz CMOS RRIO Op Amps	24/11.6/5.3 MHz, RRIO, 30 μ V max Vos, 1 μ V/ $^{\circ}$ C max TCvos, 0.6 pA Ib, 2.7 V to 5.5 V
ZJA3600/1	36 V ultra-high precision in-amp	CMRR 105 dB min (G = 1), 25 pA max Ib, 25 μ V max Vosi, ± 2.4 V to ± 18 V, -40 $^{\circ}$ C to 125 $^{\circ}$ C
ZJA3611, ZJA3609	36 V precision wider bandwidth precision in-amp (G ≥ 10)	CMRR 120 dB min (G = 10), 25 pA max Ibias, 25 μ V max Vosi, 1.2 MHz BW (G = 10)
ZJA3676/7	Low power, G = 1 Single/Dual 36 V difference amplifier	Input protection to ± 65 V, CMRR 104 dB min (G = 1), Vos 100 μ V max, gain error 15 ppm max, 500 kHz BW (G = 1), 330 μ A/channel, 2.7 V to 36 V
ZJA3678/9		
ZJA3669	High Common-Mode Voltage Difference Amplifier	± 270 V CMV, 2.5 kV ESD, 96 dB min CMRR, 450 kHz BW, 4 V to 36 V, SOIC-8
ZJA3100	15 V precision fully differential amplifier	145 MHz, 447 μ S, 50 nS to 16-bit, 50 μ V max Vos, 4.6 mA Iq, SOIC/MSOP-8, QFN-16
ZJA3236/26/22-2	Low-cost 22/10/5 MHz CMOS RRIO Op Amps	22/11/5 MHz, RRIO, 2 mV max Vos, 6 μ V/ $^{\circ}$ C max TCvos, 0.6 pA Ib, 2.7 V to 5.5 V
ZJA3622/8	36 V low-cost precision in-amp	0.5 nA max Ibias, 125 μ V max Vosi, 625 kHz BW (G = 10), 3.3 mA Iq, ± 2.4 V to ± 18 V

Voltage Reference

ZJR1004	40 V supply precision voltage reference	$V_{OUT} = 2.048/2.5/3/3.3/4.096/5/10$ V, 5 ppm/ $^{\circ}$ C max drift -40 $^{\circ}$ C to 125 $^{\circ}$ C
ZJR1001/2	5.5 V low power voltage reference (ZJR1001 with noise filter option)	$V_{OUT} = 2.048/2.5/3/3.3/4.096/5$ V, 5 ppm/ $^{\circ}$ C max drift -40 $^{\circ}$ C to 125 $^{\circ}$ C, $\pm 0.05\%$ initial error, 130 μ A, ZJR1001/2 in SOT23-6, ZJR1003 in SOIC/MSOP-8
ZJR1003		
ZJR1302	5.5 V low power compact precision voltage reference	$V_{OUT} = 2.048/2.5/3/3.3/4.096$ V, 30 ppm/ $^{\circ}$ C max drift -40 $^{\circ}$ C to 125 $^{\circ}$ C, 130 μ A, SOT23-3

Switches and Multiplexers

ZJG4438/4439	36 V fault protection 8:1/dual 4:1 multiplexer	Protection to ± 50 V power on & off, latch-up immune, Ron 270 Ω , 14.8 pC, t_{ON} 166 nS
ZJG4428/4429	36 V 8:1/dual 4:1 multiplexer	Latch-up immune, Ron 270 Ω , 14.8 pC charge injection, t_{ON} 166 nS

Quad Matching Resistor

ZJM5400	± 75 V precision match resistors	Mismatch < 100 ppm, 10k:10k:10k:10k, 100k:100k:100k:100k, 100k:10k:10k:100k, 1k:1k:1k:1k, 1M:1M:1M:1M, 5k:1k:1k:5k, 5k:1.25k:1.25k:5k, 9k:1k:1k:9k, ESD: 3.5 kV
---------	--------------------------------------	---