



"AND" J-K FLIP-FLOP

MTTL I MC500/400 series


**MC515 • MC565
MC415 • MC465**



The MC415, MC465, MC515, and MC565 are clocked flip-flops that trigger on the negative edge and perform the J-K logic function. Each flip-flop has an AND input gating configuration consisting of three J inputs ANDed together and three K inputs ANDed together. The multiple J and K inputs minimize the requirements for external gating in counters and certain other applications. A direct SET, PRESET, and RESET are also available.

In normal operation, information is changed on the J and K inputs while the clock is in the low state, since the inputs are inhibited in this condition. Information is read into a temporary memory when the clock is in the high state. When the clock goes low, the information is transferred to the bistable section and the Q and \bar{Q} outputs respond accordingly. The information on the J and K inputs should not be changed while the clock is in the high state. Each flip-flop can be set or reset directly by applying the low state to the direct SET, PRESET, or RESET inputs.

Since each flip-flop is a charge-storage device, there is a restriction on the clock fall time that must be observed.



J	K	Q _n	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
1	1	1	0
1	0	0	1
1	1	0	1
1	1	0	1

Where $J = J_1 + J_2 + J_3$
 $K = K_1 + K_2 + K_3$

Total Power Dissipation = 40 mW typ/pkg

Switching Times:

t_{pd} = 25 ns typ


t_{pd+} = 13 ns typ

TYPE NO.	INPUT LOADING FACTOR (I _F)				OUTPUT DRIVE (I _{OL})	TEMPERATURE RANGE
	CLOCK	ALL OTHER	CLOCK	ALL OTHER		
MC515	1.5	1	(-2.0 mA)	(-1.33 mA)	15 MC500 series Gates (20 mA)	-55°C to +125°C
MC565					7 MC500 series Gates (10 mA)	
MC415	1.5	1	(-2.5 mA)	(-1.66 mA)	12 MC400 series Gates (20 mA)	0°C to +75°C
MC465					6 MC400 series Gates (10 mA)	

MC515, MC565/MC415, MC465 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one J and K inputs plus the SET, PRESET, and RESET inputs. To complete testing, the sequence through remaining J and K inputs in the same manner.




Characteristic	Symbol	Unit	TEST CONDITIONS																	
			mA				Volts													
			I_{OA}	I_{OB}	I_{OC}	I_{OD}	V_A	V_{IN}	V_{IN}	V_K	V_{M1}	V_{M2}	V_{out}	V_{CC}						
Forward Current Input	I_F	mA	Pr. Std	Pr. Std	Pr. Std	Pr. Std	-55°C	20	10	-1.5	-0.7	1.0	2.0	0.45	2.6	4.5	2.0	1.0	5.5	5.0
MC515*, MC565			+25°C	20	10	-1.5	-0.7	1.0	2.0	0.45	2.6	4.5	1.7	1.2	5.5	5.0				
+75°C			0°C	20	10	-1.5	-0.7	1.0	2.0	0.45	2.6	4.5	1.4	0.9	5.5	5.0				
MC415*, MC465			+25°C	20	10	-1.2	-0.6	1.0	2.0	0.45	3.0	4.5	1.9	1.1	5.5	5.0				
+75°C			0°C	20	10	-1.2	-0.6	1.0	2.0	0.45	3.0	4.5	1.8	1.2	5.5	5.0				
TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:																				
MC415, MC465 Test Limits																				
Input	I_F	mA	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	V_{CC}					
Under -55°C +25°C 0°C +25°C +75°C			-1.33	-1.33	-1.33	-1.33	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	5.0					
Forward Reverse Current	I_R	mA	Test	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max					
-55°C +25°C 0°C +25°C +75°C			1	-1.33	-1.33	-1.33	-1.33	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	5.0					
Leakage Current	I_L	mA	Test	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max					
-55°C +25°C 0°C +25°C +75°C			1	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	5.0					
Reverse Diode Current	I_D	mA	Test	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max					
-55°C +25°C 0°C +25°C +75°C			1	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	5.0					
Breakdown Voltage	IV_{BD}	V	Test	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max					
-55°C +25°C 0°C +25°C +75°C			1	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5					
TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:																				
MC415, MC465 Test Limits																				
Input	I_F	mA	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	V_{CC}					
-55°C +25°C 0°C +25°C +75°C			1	-1.33	-1.33	-1.33	-1.33	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	5.0					
Forward Reverse Current	I_R	mA	Test	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max					
-55°C +25°C 0°C +25°C +75°C			1	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	5.0					
Leakage Current	I_L	mA	Test	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max					
-55°C +25°C 0°C +25°C +75°C			1	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	5.0					
Breakdown Voltage	IV_{BD}	V	Test	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max					
-55°C +25°C 0°C +25°C +75°C			1	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5					

* Prime Fas-On

(continued)

ELECTRICAL CHARACTERISTICS (continued)

Test procedures are shown for only one J and K input plus the SET, RESET, and RESET⁺ inputs. To complete testing, source through remaining J and K inputs in the same manner.



MC515, MC565/MC415, MC465 (continued)

Characteristic	Symbol	Pin	MC515, MC565 Test Limits			MC415, MC465 Test Limits			TEST CONDITIONS			TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:	End	
			Min	Max	Unit	Min	Max	Unit	Min	Max	Unit			
Clock Input	I_F	3	-	2.0	-	-2.0	-	-2.5	-	-2.5	-	-2.5 mA/dc	-	
Forward Current	I_F	3	-	150	-	150	-	150	-	150	-	-	-	
Leakage Current	I_L	3	-	150	-	150	-	150	-	150	-	-	-	
Inverse Beta Current	I_L	3	-	150	-	150	-	150	-	150	-	-	-	
Breakdown Voltage	$BV_{in}^{(0)}$	3	5.5	-	5.5	-	5.5	-	5.5	-	Var	-	-	
	$BV_{in}^{(1)}$	3	5.5	-	5.5	-	5.5	-	5.5	-	Vdc	-	-	
Output Voltage	$V_{out}(0)$	12	-	0.45	-	0.45	-	0.45	-	0.45	Vdc	12	-	
	$V_{out}(1)$	11	-	0.45	-	0.45	-	0.45	-	0.45	Vdc	11	-	
	$V_{out}(1')$	12	2.5	-	2.7	-	2.5	-	2.4	-	2.5	Vdc	12	-
	$V_{out}(1')$	11	-	0.45	-	0.45	-	0.45	-	0.45	Vdc	11	-	
Leakage Current	I_{OLK}	12	-	2.25	-	2.25	-	2.25	-	2.25	mA/dc	-	-	
Short-Circuit Current	I_{SC}	12	-	-45	-90	-	-	-45	-90	-	mA/dc	-	-	
Output Voltage	V_{OL}	12	-	0.40	-	0.40	-	0.40	-	0.40	Vdc	12	-	
	V_{OH}	12	-	2.80	-	3.20	-	3.35	-	3.10	Vdc	12	-	
Power Requirements	I_{PD}	4	-	12	-	12	-	12	-	14	-	14 mA/dc	-	
	I_{PD}	4	-	12	-	12	-	12	-	14	-	14 mA/dc	-	

* Prime Fan-On.

MC515, MC565/MC415, MC465 (continued)

OPERATING CHARACTERISTICS

Clock fall time ≤ 150 ns.

Triggers on clock pulse widths ≥ 20 ns.

Provides direct SET, PRESET, and RESET inputs. The application of a "0" state to 8 or 9, sets Q high; "0" state to 13, resets Q low. The clock must be in the low state when these functions are performed.


Data at the J and K inputs must be present before the clock goes to a high state. If the information on the J and K inputs is changed while the clock is in a high state, the flip-flop will require typically 300 ns to recognize a "1"

state to "0" state information change on the J and K terminals. The flip-flop will require typically 10 ns to recognize a "0" state to "1" state change.

Negative edge triggering - When the clock goes from the high state to the low state, the information in the temporary storage section is transferred and the Q and \bar{Q} outputs will respond accordingly. While the clock is in a low state, the J and K terminals are inhibited.

Unused J and K inputs should be tied to the clock or to 2.0 to 5.0 Vdc. PRESET and SET are tied to \bar{Q} ; RESET is tied to Q.

FIGURE 1 - SWITCHING AND TRIGGER CHARACTERISTICS TEST CIRCUIT




SWITCHING TIMES

TEST	TEST SYMBOL	INPUT PULSE	MIN	MAX	UNIT
Delay Time Off	t_{pd+}	V	20	ns	
Delay Time On	t_{pd-}	V	40	ns	
Rise Time	t_r	V	8.0	ns	
Fall Time	t_f	V	5.0	ns	
Amplitude	V _{Amp}	V	3.2		Volt

WORST-CASE TESTS
(Device must toggle with each clock pulse)

TEST	SYMBOL	LIMITS	INPUT CONDITIONS
Toggle Frequency	f_{Tog}	20 MHz max	W
Pulse Width	PW	20 ns min	X
Input High Voltage	V _{IH}	1.8 V min	Y
Fall Time	t_c-	150 ns max	Z

VOLTAGE WAVEFORMS AND DEFINITIONS



INPUT PULSE CONDITIONS

SYMBOL	W	V	X	Y	Z	UNIT
PRF	20	5.0	5.0	5.0	1.0	MHz
PW	20	100	20	100	200	ns
t_c+	≥ 10	$10 \leq 10$	≥ 10	≥ 10	≥ 50	ns
t_c-	≥ 10	$10 \leq 10$	≥ 10	≥ 10	≥ 150	ns
V _{IH}	3.5	3.5	3.5	1.8	3.5	Volt

MC515, MC565/MC415, MC465 (continued)

FIGURE 2 – J-K TERMINAL CHARACTERISTICS TEST CIRCUIT




FIGURE 3 – SET-RESET-PRESET TERMINAL CHARACTERISTICS TEST CIRCUIT

