

200 to 500 KSPS, ULTRA LOW POWER, 12-/10-/8-BIT SAR ANALOG-TO-DIGITAL CONVERTER

FEATURES

- ➤ Single Power Supply Range:3.3V to 5.25V
- Specified Over a Range of Sample Rates
- Throughput Rate: 200 500 KSPS
- \geq ±1LSB INL, ±1LSB DNL (CI121S051)
- Zero Latency
- ➤ SPI/DSP/MICROWIRE™/QSPI™ Compatible Serial Interface
- Variable Power Management
- Low Power (CI121S051 typical):1.72mW (3.3V, 500KSPS)4.25mW (5V, 500KSPS)
- Second-Source for ADC121S051-/ADC101S051/ADC081S051
- 6-Pin SOT-23 Package

APPLICATIONS

- Battery Powered Systems
- Instrumentation and Control Systems
- Remote Data Acquisition
- Portable Systems






Figure 1. Functional Block Diagram

DESCRIPTION

The C1121S051/Cl101S051/Cl081S051 is an ultra-low power, small size, single-channel 12-bit/10-bit/8-bit analog-to-digital converter with a high speed serial interface. Unlike the conventional practice of specifying performance at a single sample rate only, the C1121S051/Cl101S051/Cl081S051 is fully specified over a sample rate range of 200 KSPS to 500 KSPS. The converter is based upon a successive-approximation register architecture with an internal track-and-hold circuit.

The Cl121S051/Cl101S051/Cl081S051 is available in a 6-pin SOT-23 package and has an operating temperature range of -40°C to 85°C.

The C121S051/C101S051/C081S051 is a drop-in replacement for the ADC121S051/ADC101S051 /ADC081S051 and consumes only half dynamic power of their counterpart.



Pin-Compatible Alternatives by Resolution and Speed

Resolution	Specified for Sample Rate Range of:						
	50 to 200 KSPS	200 to 500 KSPS	500 to 800 KSPS	800 to 1000 KSPS			
12-bit	CI121S021	CI121S051	CI121S101	CI121S101E			
10-bit	CI101S021	CI101S051	CI101S101	CI101S101E			
8-bit	Cl081S021	CI081S051	CI081S101	Cl081S101E			

SPECIFICATIONS

At-40°C to 85°C, fsample = 500 KSPS and fsclk = 10 MHz if 3.3 V \leq VDD \leq 5.25 V (unless otherwise noted)

DADAMETED	TEST SOMBITIONS	CI121S051			CI101S051			CI081S051			
PARAMETER	TEST CONDITIONS	MIN TYP MAX			MIN	TYP	MAX	MIN	TYP	MAX	UNITS
SYSTEM PERFORMANCE	YSTEM PERFORMANCE										
Resolution			12			10			8		Bits
No missing codes		12			10			8			Bits
Integral linearity		-1		1	-1		1	-0.5		0.5	LSB
Differential linearity		-1		1	-0.75	5	0.75	-0.5		0.5	LSB
fsample Throughput rate	fsclk = 10 MHz, 3.3 V ≤ Vdd ≤ 5.25 V	200		500	200		500	200		500	KSPS
SNR	$fin = 100 \text{ kHz}, 3.3 \text{ V} \le Vdd \le 5.25 \text{ V}$		72.5			61.4	1		49.4		dB
THD	fin = 100 kHz, $3.3 \text{ V} \le \text{Vdd} \le 5.25 \text{ V}$		-83.5		-75			-67		dB	

CI121S051

PARAMETER	TEST CONDITIONS			TYP	MAX	UNITS	
		$fsample = 500 \; KSPS, fsclk = 10 \; MHz, Vdd = 3.3 \; V$		0.52	0.55		
IDD Supply current, Di	igital inputs =	fsample = 500 KSPS, fsclk = 10 MHz, Vdd = 5 V		0.85	0.92	, no 1	
normal operation	0 V or V _{DD}	fsample = 250 KSPS, fsclk = 5 MHz, Vdd = 3.3 V		0.35	0.38	mA	
	fsample = 250 KSPS, fsclk = 5 MHz, Vdd = 5 V		0.55	0.65			
POWER DISSIPATION, CI121S051							
Normal operation		fsample = 500 KSPS, fsclk = 10 MHz, Vdd = 3.3 V		1.72	1.81	mW	
		fsample = 500 KSPS, fsclk = 10 MHz, Vdd = 5 V		4.25	4.60	mW	

CI101S051

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
		fsample = 500 KSPS, fsclk = 10 MHz, Vdd = 3.3 V		0.48	0.53	
IDD Supply current, Di	igital inputs =	fsample = 500 KSPS, fsclk = 10 MHz, Vdd = 5 V		0.76	0.79	Λ
normal operation	0 V or V _{DD}	fsample = 250 KSPS, fsclk = 5 MHz, Vdd = 3.3 V		0.30	0.45	mA
		fsample = 250 KSPS, fsclk = 5 MHz, Vdd = 5 V		0.50	0.60	
POWER DISSIPATION, C	1101S051					
Normal operation		fsample = 500 KSPS, fsclk = 10 MHz, Vdd = 3.3 V		1.60	1.75	mW
		fsample = 500 KSPS, fsclk = 10 MHz, Vdd = 5 V		3.80	3.95	mW



CI081S051

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
		$fsample = 500\;KSPS,fsclk = 10\;MHz,Vdd = 3.3\;V$		0.42	0.45	
DD Supply current,	Digital inputs =	fsample = 500 KSPS, fsclk = 10 MHz, Vdd = 5 V		0.72	0.74	
normal operation	0 V or V _{DD}	fsample = 250 KSPS, fsclk = 5 MHz, Vdd = 3.3 V		0.28	0.34	mA mA
		fsample = 250 KSPS, fsclk = 5 MHz, Vdd = 5 V		0.42	0.49	
POWER DISSIPATION,	CI081S051					
Normal operation		fsample = 500 KSPS, fsclk = 10 MHz, Vdd = 3.3 V		1.40	1.50	mW
		fsample = 500 KSPS, fsclk = 10 MHz, Vdd = 5 V		3.60	3.70	mW

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

TERMINAL		DESCRIPTION			
NAME	NO.	DESCRIPTION			
V _A	1	Power supply input. The V_{A} range is from 3.3 V to 5.25 V.			
GND	2	Ground for power supply, all analog and digital signals are referred with respect to this pin.			
V _{IN}	3	Analog input. This signal can range from 0 V to V_{A} .			
SCLK	4	Digital clock input. This clock directly controls the conversion and readout processes.			
SDATA	5	Digital data output. The output samples are clocked out of this pin on falling edges of the SCLK pin.			
CS	6	Chip Select. On the falling edge of $\overline{\text{CS}}$, a conversion process begins.			

TYPICAL CONNECTION

Figure 3 shows a typical connection diagram for the Cl121S051 /Cl101S051/Cl081S051. The 5 V supply should come from a stable power supply such as an LDO. The supply to Cl121S051 /Cl101S051/Cl081S051 should be decoupled to the ground. A 1- μ F and a 10-nF decoupling capacitor are required between the V_A and GND pins of the converter. This capacitor should be placed as close as possible to the pins of the device. Always set the V_A supply to be greater than or equal to the maximum input signal to avoid saturation of codes.






Figure 3. Typical Circuit Configuration

TIMING DIAGRAM




Figure 4. Timing Diagram

The conversion is initiated on the falling edge of $\overline{\text{CS}}$. The device outputs data while the conversion is in progress, and it requires 16/14/12 serial clock cycles to complete the conversion and access the full results. The CI121S051 /CI101S051/CI081S051 data word contains 3 leading zeros, followed by 12-bit/10-bit/8-bit data in MSB first format.

Once a data transfer is complete, SDATA will return to the tri-state mode, and another conversion can be initiated after the quiet time has elapsed by again bringing \overline{CS} low.


POWER-DOWN MODE

The CI121S051 /CI101S051/CI081S051 family has an auto power-down feature. Besides powering down all circuitry, the converter consumes only a small amount of current in this mode. The device automatically wakes up when $\overline{\text{CS}}$ falls. However, not all of the functional blocks are fully powered until sometime before the third falling edge of SCLK. The device powers down once it reaches the end of conversion which is the 16th falling edge of SCLK for the CI121S051 (the 14th and 12th for the CI101S051 and CI081S051, respectively). The device enters power down mode if $\overline{\text{CS}}$ goes high before the 10th SCLK falling edge. Ongoing conversion stops and SDATA goes to three-state under this power down condition.

These converters achieve lower power dissipation for a fixed throughput rate by using higher SCLK frequencies. Higher SCLK frequencies reduce the acquisition time and conversion time. This means the converters spend more time in auto power-down mode per conversion cycle. For a particular SCLK frequency, the acquisition time and conversion time are fixed. Therefore, a lower throughput increases the proportion of the time the converters are in power down, thereby reducing power consumption.



OUTLINE DIMENTIONS



NOTES

- 1. Unpacked ICs, tube-mounted ICs, etc. must be stored in a drying cabinet, and the humidity in the drying cabinet < 20% R.H.
- 2. After access, the components are stored in an electrostatic packaging protective bag.
- 3. Anti-static damage: the device is an electrostatic sensitive device, and sufficient anti-static measures should be taken during transmission, assembly and testing.
- 4. The user should conduct a visual inspection before use, and the bottom, side and surrounding of the circuit can be welded only if it is bright. If oxidation occurs, the circuit can be processed by means of oxidation, and the circuit must be soldered within 12 hours after processing.