













TLV4011 Precision Comparator with Integrated Reference

Features

Texas

Instruments

- Adjustable thresholds down to 1.226 V
- Precision ±1.5% threshold voltage accuracy
- Supply current: 3 µA
- Open-drain output
- Temperature range: -40°C to 85°C
- 5-Pin SC-70 package

Applications

- **Electricity meters**
- Circuit breakers
- **Thermostats**
- Cordless power tools

Description

The TLV4011 is a low-power, high-accuracy comparator with a precision, integrated reference. Two external resistors can be connected to the input to create an adjustable voltage threshold down to 1.226 V.

factory-trimmed switching The threshold precision hysteresis combine to make the TLV4011 appropriate for voltage and current monitoring in harsh, noisy environments where slow moving input signals must be converted into clean digital outputs. Similarly, brief glitches on the input are rejected thereby ensuring stable output operation without false triggering.

During power on, RESET is asserted (LOW) when the supply voltage V_{DD} becomes higher than 0.8 V. Thereafter, the TLV4011 monitors the input and keeps RESET active (LOW) while the input remains below the threshold voltage V_{IT}. As soo<u>n as the</u> input rises above the threshold voltage VIT, RESET is deasserted (HIGH). The product spectrum is designed for 1.8-V, 3.3-V, 5-V, and adjustable supply voltages.


The TLV4011 is available in a 5-pin SC-70 package and are characterized for operation over a temperature range of -40°C to 85°C.

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV4011	SC-70 (5)	2.00 mm × 1.25 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic



Block Diagram



SLVSFL9 –MARCH 2020 www.ti.com




Table of Contents

1	Features 1		7.2 Functional Block Diagram	ç
•			<u>-</u>	
2	Applications 1		7.3 Feature Description	
3	Description 1		7.4 Device Functional Modes	9
4	Revision History2	8	Application and Implementation	10
5	Pin Configuration and Functions3		8.1 Application Information	10
6	Specifications4		8.2 Typical Application	10
U		9	Power Supply Recommendations	12
	6.1 Absolute Maximum Ratings	10	Layout	
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	
	6.4 Thermal Information		10.2 Layout Examples	13
	6.5 Electrical Characteristics	11	Device and Documentation Support	14
	6.6 Timing Requirements5		11.1 Receiving Notification of Documentation Updates	14
	6.7 Switching Characteristics 5		11.2 Support Resources	14
	6.8 Dissipation Ratings 5		11.3 Trademarks	14
	6.9 Typical Characteristics		11.4 Electrostatic Discharge Caution	14
7	Detailed Description 8		11.5 Glossary	14
-	7.1 Overview 8	12	Mechanical, Packaging, and Orderable Information	15

4 Revision History

DATE	REVISION	NOTES
March 2020	*	Initial release

5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
GND	2	I	Ground	
RESET	3	0	Active-low reset output (open-drain)	
SENSE	5	I	Input	
NC	1	_	No internal connection	
V_{DD}	4	I	Input supply voltage	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{DD}	Supply voltage ⁽²⁾		-0.3	7	V
	Voltage applied to all other pins (2)		-0.3	7	V
I _{OL}	Maximum low-level output current			5	mA
I _{OH}	Maximum high-level output current			- 5	mA
I_{IK}	Input clamp current	$V_I < 0 \text{ or } V_I > V_{DD}$		±10	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{DD}$		±10	mA
P_D	Continuous total power dissipation		See Dissipati	ion Ratings	
T _A	Operating free-air temperature		-40	85	°C
T _{solder}	Soldering temperature			260	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{DD}	Supply voltage	1.3	6	V
V_{I}	Input voltage	0	$V_{DD} + 0.3$	V
T_A	Operating free-air temperature	-40	85	°C

6.4 Thermal Information

		TLV4011	
	THERMAL METRIC ⁽¹⁾	DCK (SC-70)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	246.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	68.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	78.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	77.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values are with respect to GND. For reliable operation, the device should not be continuously operated at 7 V for more than t = 1000 h.

⁽²⁾ JEDEC document JEP155 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

SLVSFL9-MARCH 2020 www.ti.com

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMI	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
			V _{DD} = 1.5 V, I _{OL} = 1 mA				
V_{OL}	V _{OL} Low-level output voltage		$V_{DD} = 3.3 \text{ V}, I_{OL} = 2 \text{ mA}$			0.3	V
			$V_{DD} = 6 \text{ V}, I_{OL} = 3 \text{ mA}$				
V_{POR}	Power-up reset voltage	1)	VOL(max) = 0.2 V, IOL = 50 μ A, T _A = 25°C	0.8			V
V _{IT}	Negative-going input threshold voltage (2)	SENSE		1.2	1.226	1.244	V
V_{hys}	Hysteresis		T _A = 25°C		15		mV
I	Input current	SENSE		-25		25	nA
I _{OH}	High-level output current at RESET	RESET	SENSE = V_{IT} + 0.2 V, V_{OH} = V_{DD}			300	nA
	Complex compact		V _{DD} = 3.3 V, Output unconnected		2	4	^
I _{DD}	Supply current		V _{DD} = 6 V, Output unconnected		2	4	μА
Cı	Input capacitance		V _I = 0 V to V _{DD}		1		pF

⁽¹⁾ The lowest supply voltage at which $\overline{\text{RESET}}$ (V_{OL}(max) = 0.2 V, I_{OL} = 50 μ A) becomes active. $t_r(V_{DD}) \ge 15 \mu s/V$. (2) To ensure the best stability of the threshold voltage, place a bypass capacitor (ceramic, 0.1- μ F) near the supply terminals.

6.6 Timing Requirements

 R_L = 1 MΩ, C_L = 50 pF, T_A = $-40^{\circ}C$ to 85°C (unless otherwise noted)

				MIN	MAX	UNIT
t _w	Pulse duration	SENSE	$V_{IH} = 1.05 \times V_{IT}, V_{IL} = 0.95 \times V_{IT}$	5.5		μS

6.7 Switching Characteristics

 R_L = 1 MΩ, C_L = 50 pF, T_A = –40°C to 85°C (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PHL}	Propagation (delay) time, high-to-low-level output	SENSE to RESET delay	$V_{IH} = 1.05 \times V_{IT}, V_{IL} = 0.95 \times V_{IT}$		5	100	μS
t _{PLH}	Propagation (delay) time, low-to-high-level output	SENSE to RESET delay	$V_{IH} = 1.05 \times V_{IT}, V_{IL} = 0.95 \times V_{IT}$		5	100	μS

6.8 Dissipation Ratings

PAC	KAGE	POWER RATING T _A < 25°C	DERATING FACTOR ABOVE T _A = 25°C	POWER RATING T _A = 70°C	POWER RATING T _A = 85°C
D	CK	321 mW	2.6 mW/°C	206 mW	167 mW

SLVSFL9 –MARCH 2020 www.ti.com






Figure 1. Timing Requirements

6.9 Typical Characteristics




Figure 2. Supply Current vs Supply Voltage




Figure 3. Low-Level Output Voltage vs Low-Level Output Current




Figure 4. Low-Level Output Voltage vs Low-Level Output Current




Figure 5. Low-Level Output Voltage vs Low-Level Output Current




Figure 6. Low-Level Output Voltage vs Low-Level Output Current




Figure 7. Normalized Input Threshold Voltage vs Free-Air Temperature At Sense

SLVSFL9 – MARCH 2020 www.ti.com




7 Detailed Description

7.1 Overview

The TLV4011 is a low-current comparator used to monitor system voltages above 1.226 V. The comparators assert an active low RESET signal when the SENSE voltages drop below VIT. The RESET output remains low until the SENSE voltage returns above VIT plus the integrated hysteresis level. The TLV4011 is also designed to be immune to short negative transients on the SENSE pin.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 SENSE Monitoring

The SENSE input is where a system voltage can be monitored. If the voltage on this pin drops below V_{IT} , \overline{RESET} is asserted low. The comparator has a built-in hysteresis to ensure smooth \overline{RESET} assertions and de-assertions. By connecting a resistor divider network to the SENSE input as shown in the circuit below, VIN is divided down so \overline{RESET} will assert when the divided down value of VIN reaches VIT (1.226 V). The TLV4011 is capable of monitoring any input voltage down to 1.226 V.




Figure 8. Voltage Monitor

Feature Description (continued)

7.3.2 Transient Immunity

The TLV4011 is immune to short negative transients on the SENSE pin. Sensitivity to transients is dependent on threshold overdrive as shown in Figure 9 and Figure 10. These graphs show the duration that the transient is below V_{IT} compared to the magnitude of the voltage drop below V_{IT} , called the threshold overdrive voltage. Any combination of transient duration and overdrive voltage which lies above the curves will result in RESET being asserted low. Any transient which lies below the curves will be ignored by the device.




Figure 9. SENSE Overdrive Voltage




Figure 10. Minimum Pulse Duration at Sense vs Sense Threshold Overdrive Voltage

7.4 Device Functional Modes

The SENSE input is used to monitor one supply. When that supply is above the V_{IT} threshold, \overline{RESET} will be high. Otherwise, \overline{RESET} will be low.

Table 1. Function and Truth
Table

TLV4011						
SENSE > V _{IT}	RESET					
0 (False)	L					
1 (True)	Н					

SLVSFL9 – MARCH 2020 www.ti.com



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV4011 comparator is designed to assert an active-low $\overline{\text{RESET}}$ signal when the SENSE input drops below the voltage threshold V_{IT} . The $\overline{\text{RESET}}$ signal remains low until the voltages return above their respective threshold plus the hysteresis. If additional hysteresis is required, positive feedback can be implemented similar to how it is done on a discrete comparator. See Application Note for details on how to implement external hysteresis in a non-inverting configuration.

8.2 Typical Application

8.2.1 Under-Voltage Detection

Under-voltage detection is frequently required in battery-powered, portable electronics to alert the system that a battery voltage has dropped below the usable voltage level. Figure 11 shows a simple under-voltage detection circuit using the TLV4011 which is a non-inverting comparator with an integrated 1.226 V reference and an opendrain output stage. A non-inverting is well suited for this application since the micro-controller requires an active low signal when an undervoltage level occurs.




Figure 11. Under-Voltage Detection

8.2.1.1 Design Requirements

For this design, follow these design requirements:

- TLV4011 operates from the V_{BAT} directly
- Output is level-shifted to the 3.3 V power supply that powers the microcontroller.
- Under-voltage alert is active low.
- Logic low output when V_{BAT} decreases below 2.0V.

8.2.1.2 Detailed Design Procedure

Configure the circuit as shown in Figure 11. Note that VDD of the comparator is connected directly to V_{BAT} (the battery being monitored) and the output of the comparator is level shifted with its open-drain output to 3.3 V which powers the micro-controller. Resistors R_1 and R_2 divide down V_{BAT} so that the resistor divided output equals 1.226 V when V_{BAT} reaches an under-voltage alert level of 2.0 V.

Typical Application (continued)

When the battery voltage sags down to 2.0 V, the resistor divider voltage crosses the (V_{IT} = 1.226 V) threshold of the TLV4011. This causes the comparator output to transition from a logic high to a logic low. An open-drainj comparator is selected so the comparator output is compatible with the input logic level of the microcontroller. In addition, selecting a comparator with an integrated reference value of 1.226 V is favorable because it is the closest internal reference option that is less than the critical under-voltage level of 2.0 V. Choosing the internal reference option that is closest to the critical under-voltage level minimizes the resistor divider ratio which optimizes the accuracy of the circuit. Error at the falling edge threshold of (V_{IT}) is amplified by the inverse of the resistor divider ratio. So minimizing the resistor divider ratio is a way of optimizing voltage monitoring accuracy.

Equation 1 is derived from the analysis of Figure 11.

$$V_{IT} = \frac{R_2}{R_1 + R_2} \times V_{BAT}$$
 (1)

where

- R₁ and R₂ are the resistor values for the resistor divider connected to SENSE
- V_{BAT} is the voltage source that is being monitored for an undervoltage condition.
- ullet V_{IT} is the falling edge threshold where the comparator output changes state from high to low

Rearranging Equation 1 and solving for R₁ yields Equation 2.

$$R_1 = \frac{(V_{BAT} - V_{IT})}{V_{IT}} \times R_2 \tag{2}$$

For the specific undervoltage detection of 2.0 V using the TLV4011, the following results are calculated.

$$R_1 = \frac{(2.0 - 1.226)}{1.226} \times 1M = 631 \text{ k}\Omega \tag{3}$$

where

- R_2 is set to 1 $M\Omega$
- V_{BAT} is set to 2.0 V
- V_{IT} is set to1.226 V

Choose R_{TOTAL} ($R_1 + R_2$) such that the current through the divider is at approximately 100 times higher than the input bias current (I_{BIAS}). The resistors can have high values to minimize current consumption in the circuit without adding significant error to the resistive divider.

8.2.1.3 Application Curve




Figure 12. Under-Voltage Detection

SLVSFL9 – MARCH 2020 www.ti.com



Typical Application (continued)

8.2.2 Additional Application Information

8.2.2.1 Pull-up Resistor Selection

Since the TLV4011 has an open drain output, care should be taken in selecting the pull-up resistor (R_{PU}) value to ensure proper output voltage levels. First, consider the required output high logic level requirement of the logic device that is being driven by the comparator when calculating the maximum R_{PU} value. When in a logic high output state, the output impedance of the comparator is very high but there is a finite amount of leakage current that needs to be accounted for. Use I_{OH} from the EC Table and the V_{IH} minimum from the logic device being driven to determine R_{PU} maximum using Equation 4.

$$R_{PU}(max) = \frac{\left(V_{PU} - V_{IH(min)}\right)}{I_{OH}} \tag{4}$$

Next, determine the minimum value for R_{PU} by using the V_{IL} maximum from the logic device being driven. In order for the comparator output to be recognized as a logic low, V_{IL} maximum is used to determine the upper boundary of the comparator's V_{OL} . V_{OL} maximum for the comparator is available in the EC Table for specific sink current levels and can also be found from the V_{OUT} versus I_{SINK} curve in the Typical Application curves. A good design practice is to choose a value for V_{OL} maximum that is 1/2 the value of V_{IL} maximum for the input logic device. The corresponding sink current and V_{OL} maximum value will be needed to calculate the minimum R_{PU} . This method will ensure enough noise margin for the logic low level. With V_{OL} maximum determined and the corresponding I_{SINK} obtained, the minimum R_{PU} value is calculated with Equation 5.

$$R_{PU}(min) = \frac{\left(V_{PU} - V_{OL(max)}\right)}{I_{SINK}}$$
(5)

Since the range of possible R_{PU} values is large, a value between 5 k Ω and 100 k Ω is generally recommended. A smaller R_{PU} value provides faster output transition time and better noise immunity, while a larger R_{PU} value consumes less power when in a logic low output state.

8.2.2.2 Input Supply Capacitor

Although an input capacitor is not required for stability, for good analog design practice, connect a 100 nF low equivalent series resistance (ESR) capacitor from (VDD) to (GND).

8.2.2.3 Sense Capacitor

Although not required in most cases, for extremely noisy applications, place a 1 nF to 100 nF bypass capacitor from the comparator input (SENSE) to the (GND) for good analog design practice. This capacitor placement reduces device sensitivity to transients.

9 Power Supply Recommendations

The TLV4011 comparator is designed to operate from an input supply from 1.3 V to 6 V. It is recommended to place a 0.1-µF capacitor from the VDD pin to GND.

10 Layout

10.1 Layout Guidelines

TI recommends to place the 0.1- μ F decoupling capacitor close to the VDD pin. The VDD trace should be able to carry 6 μ A without a significant drop in voltage. Avoid a long trace from the SENSE pin to the resistor divider.

10.2 Layout Examples




Figure 13. Layout Example

SLVSFL9 – MARCH 2020 www.ti.com



11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.





12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 14-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TLV4011DCKR	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1HK
TLV4011DCKR.Z	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	1HK

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV4011:

Automotive: TLV4011-Q1

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 14-May-2025

NOTE: C	Qualified	Version	Definitions
---------	-----------	---------	-------------

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Jul-2021

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	N	Overall width of the carrier tape
F	21	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV4011DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 27-Jul-2021



*All dimensions are nominal

I	Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
I	TLV4011DCKR	SC70	DCK	5	3000	180.0	180.0	18.0	



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated