100V,100mA,4.5uA,High Voltage,Low-Dropout Voltage Regulator

Features

Low Quiescent Current: 4.5uA

Wide Input Voltage Range: 4V to 100V

High Output Current : 100mA

Fixed Output Voltages: 3.3V and 5.0V.

Output Voltage Tolerance: ±2%

Current Limit Protection

Short Circuit Protection

Thermal Shutdown Protection

Available Packages: SOT89-3

Applications

Battery-powered Equipment

Smoke Detector and Sensor

Micro Controller Applications


Home Appliance

Description

MST5AXXBTS-C is a high-voltage low-power LDO with an input voltage up to 100V, a static current of 4.5uA (VIN=12V), ±2% high output voltage accuracy, and a maximum output current of 100mA. MST5AXXBTS-C has a fast response to input voltage transients and load current transients, ensuring no overshoot voltage during startup and short-circuit recovery.


MST5AXXBTS-C has short-circuit protection, current limiting protection, and over-temperature protection functions. MST5AXXBTS-C includes two fixed output voltages: 3.3V and 5.0V.

Typical Application



100V, Low-Dropout Voltage Regulator

Pin Configuration and Functions



Pin Functions

| 名称 | SOT89-3 | 描述 | |
|------------|--------------|------------|--|
| 石 柳 | MST5AXXBTS-C | 加化 | |
| VOUT | 1 | Output Pin | |
| GND | 2 | Ground Pin | |
| VIN | 3 | Input Pin | |

Absolute Maximum Ratings

| Parameter | Description | Min | Max | Unit |
|--|-----------------------------|--------------------|-----|------|
| | VIN to GND | -0.3 | 115 | V |
| Input Voltage | VOUT to GND | -0.3 | 7 | V |
| | VIN to VOUT | -0.3 | 110 | V |
| Current | Peak output current | Internally limited | | |
| T | Operating Temperature Range | -40 | 125 | °C |
| Temperature | Storage Temperature | -40 | 150 | °C |
| Thermal Resistance (Junction to Ambient) | SOT89 | 130 °C/W | | °C/W |
| Power Dissipation | SOT89 | 900 mW | | mW |

Note:

exceeding the range specified by the rated parameters will cause damage to the chip, and the working state of the chip beyond the range of rated parameters cannot be guaranteed. Exposure outside the rated parameter range will affect the reliability of the chip.

ESD Ratings

| Parameter | Description | Range | Unit |
|------------------|---------------------------|-------|------|
| V _{ESD} | Human Body Model(HBM) | 4 | KV |
| | Charged Device Model(CDM) | 200 | V |

Note:

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 200-V CDM allows safe manufacturing with a standard ESD control process.

MST5AXXBTS-C

Electrical Characteristics

(At $T_{A=}25^{\circ}\text{C}$, $C_{IN}=1\text{uF}$, $V_{IN}=V_{OUTNOM}+1\text{V}$, $C_{OUT}=10\text{uF}$, unless otherwise noted)

| Symbol | Parameter | Test Conditions | Min | Тур | Max | Unit | |
|---------------------------------|------------------------------|--|-----|-----|-----|-------|--|
| $V_{ m IN}$ | Operating input voltage | | 4 | _ | 100 | V | |
| I_{GND} | Quiescent Current | V _{IN} =12V, No load | | 4.5 | _ | uA | |
| V _{OUT} | Output Voltage | V _{IN} =12V, I _{OUT} =10mA | | 3.3 | _ | V | |
| I _{OUT_MAX} | Output Current | V _{IN} =V _{OUTNOM} +1V | | 100 | _ | mA | |
| ** | Dropout Voltage(1) | $I_{OUT}=10 mA$, $V_{IN}=V_{OUTNOM}-0.1 V$ | | 120 | _ | ** | |
| $V_{ m DROP}$ | | I_{OUT} =100mA, V_{IN} = V_{OUTNOM} -0.1 V | | 830 | | mV | |
| $\Delta V_{OUT}/\Delta I_{OUT}$ | Load Regulation | V _{IN} =7V, 1mA≤I _{OUT} ≤100mA | | 0.1 | | mV/mA | |
| $\Delta V_{OUT}/\Delta V_{IN}$ | Line Regulation | $I_{OUT}=1 \text{mA},$ $6 \text{V} \leq \text{V}_{\text{IN}} \leq 1000 \text{V}$ | | 0.1 | | mV/V | |
| I_{LIMIT} | Current Limit | | | 240 | | mA | |
| Ishort | Short Current | V _{IN} =12V | | 80 | _ | mA | |
| Tshdn | Thermal Shutdown Temperature | Shutdown, temperature increasing | _ | 145 | _ | 000 | |
| | | Reset, temperature decreasing | | 120 | | °C | |

Note: (1) Dropout Voltage is the voltage difference between the input and the output at which the output voltage drops 2% below its nominal value.

Detailed Description


Overview

MST5AXXBTS-C is a high-voltage low-power LDO with an input voltage up to 100V, a static current of 4.5uA (VIN=12V), ±2% high output voltage accuracy, and a maximum output current of 100mA. MST5AXXBTS-C has a fast response to input voltage transients and load current transients, ensuring no overshoot voltage during startup and short-circuit recovery.

MST5AXXBTS-C has short-circuit protection, current limiting protection, and over-temperature protection functions. MST5AXXBTS-C includes two fixed output voltages: 3.3V and 5.0V.

Input Capacitor and Output Capacitor

A $1\mu F$ ceramic capacitor is recommended to connect between VIN and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both VIN and GND.When VIN \geq 48V,it is recommended to add R1(R1>1 Ω ,The resistance shall be adjusted according to the actual application) at the input end.



An output capacitor is required for the stability of the LDO. The recommended minimum output capacitance is $1\mu F$, ceramic capacitor is recommended, and temperature characteristics are X5R or X7R. Higher capacitance values help to improve load/line transient response. The output capacitance may be increased to keep low undershoot/overshoot. Place output capacitor as close as possible to VOUT and GND pins.

Current Limit and Short Circuit Protection

When output current at VOUT pin is higher than current limit threshold or the VOUT pin is direct short to GND, the current limit protection will be triggered and clamp the output current at a pre-designed level to prevent over-current and

thermal damage.

Power Dissipation and Thermal Protection

The MST5AXXBTS-C has internal thermal sense and protection circuits. When excessive power dissipation happens on the device, such as short circuit at the output pin or very heavy load current with a large voltage drop across the device, the internal thermal protection circuit will be triggered, and it will shut down the power MOSFET to prevent the LDO from damage. As soon as excessive thermal condition is removed and the temperature of the device drops down, the thermal protection circuit will lease the control of the power MOSFET, and the LDO device goes to normal operation. Power dissipation caused by voltage drop across the LDO and by the output current flowing through the device needs to be dissipated out from the chip. The maximum junction temperature is dependent on power dissipation, package,

During normal operation, LDO junction temperature should not exceed 150°C, or else it may result in deterioration of the properties of the chip. Using below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using Equation1.

$$PD = (VIN - VOUT) \times IOUT \tag{1}$$

The junction temperature can be estimated using Equation . $R\theta JA_EVM$ is the junction-to-ambient thermal resistance based on customer's PCB. Verify the application and allow sufficient margins in the thermal design by the Equation 2.

$$TI = TA + PD \boxtimes \times R\theta IA \ EVM \tag{2}$$

RθJA EVM is a critical parameter and depends on many factors such as the following:


the PCB layout, number of used Cu layers, Cu layers thickness and the ambient temperature.


- · Power dissipation
- · Air temperature/flow
- · PCB area
- · Copper heat-sink area
- · Number of thermal vias under the package
- · Adjacent component placement





典型性能特征


(除特殊说明外,以下参数均在 T_A=25°C, C_{IN}=1uF, V_{IN}=V_{OUTNOM}+1V, C_{OUT}=10μF,V_{out}=3.3V条件下测试)




















Package Outline

SOT89-3



Packing Information





| Type | W(mm) | P(mm) | D(mm) | Qty (pcs) |
|---------|-------------|------------|----------|-----------|
| SOT89-3 | 12.0±0.1 mm | 4.0±0.1 mm | 180±1 mm | 1000pcs |



Revision History and Checking Table

| Version | Date | Revision Item | Modifier | Function & Spec Checking | Package & Tape Checking |
|---------|-----------|---------------|-------------|--------------------------------|-------------------------------|
| 1-0 | 2024-4-25 | | Xingxiaolin | Xingxiaolin | Xingxiaolin |
| 1-1 | 2024-5-9 | | Lvhan | Lvhan | Lvhan |
| 1-2 | 2024-6-7 | | Lvhan | Lvhan | Lvhan |

MST5AXXBTS-C

IMPORTANT NOTICE

MST INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

MST Incorporated reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. MST Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does MST Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold MST Incorporated and all the companies whose products are represented on MST Incorporated website, harmless against all damages.

MST Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use MST Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold MST Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.