



A40i-H Datasheet

Intelligent Industrial Control Processor

Revision 1.8

Mar.03, 2023

Copyright © 2023 Allwinner Technology Co.,Ltd. All Rights Reserved.

Revision History

Revision	Date	Description
1.0	May.22,2018	Initial Release Version.
1.1	Jun.15,2018	Chapter 4 Pin Description Add some pin notes in Section 4.1. Add GPIO multiplex function in Section 4.2. Chapter 5 Electrical Characteristics Add SDRAM I/O DC electrical characteristics in Section 5.4. Add SDIO electrical parameters in Section 5.5. Add Audio Codec electrical characteristics in Section 5.6. Add SDRAM AC electrical characteristics in Section 5.11.1. Chapter 8 Carrier, Storage and Baking Information Add carrier, storage and baking information. Chapter 9 Reflow Profile Add FT and IQC test. Chapter 10 FT and IQC Test Add reflow profile. Chapter 11 Part Marking Add part marking. Chapter 12 Qualification Sample Description Add qualification sample description.
1.2	Nov.22,2018	Chapter 9 Reflow Profile Update reflow profile parameters in Table 9-1.
1.3	May.27,2019	Chapter 4 Pin Description Add RMI signal descriptions in section 4.2, section 4.3. Chapter 5 Electrical Characteristics Update 24MHz and 32.768kHz crystal requirement tables in section 5.9. Chapter 8 Carrier, Storage and Baking Information Add pictures about HIC, desiccant, RoHS symbol and product label in Section 8.1.1.
1.4	Oct.29,2019	Chapter 4 Pin Description Update pin characteristics in section 4.1.
1.5	Oct.21,2020	Chapter 4 Pin Description Update GMAC pin names in section 4.2.
1.6	Oct.20,2021	Modify A40i to A40i-H
1.7	Nov.23, 2022	Chapter 5 Electrical Characteristics Updated TWI AC Electrical Characteristics
1.8	Mar.03, 2023	Chapter 1 Overview Updated the encoding ability Chapter 2 Features Updated the section Video Engine Chapter 3 Block Diagram

		Updated the encoding ability
--	--	------------------------------

Declaration

THIS DOCUMENTATION IS THE ORIGINAL WORK AND COPYRIGHTED PROPERTY OF ALLWINNER TECHNOLOGY ("ALLWINNER"). REPRODUCTION IN WHOLE OR IN PART MUST OBTAIN THE WRITTEN APPROVAL OF ALLWINNER AND GIVE CLEAR ACKNOWLEDGEMENT TO THE COPYRIGHT OWNER.

THE PURCHASED PRODUCTS, SERVICES AND FEATURES ARE STIPULATED BY THE CONTRACT MADE BETWEEN ALLWINNER AND THE CUSTOMER. PLEASE READ THE TERMS AND CONDITIONS OF THE CONTRACT AND RELEVANT INSTRUCTIONS CAREFULLY BEFORE USING, AND FOLLOW THE INSTRUCTIONS IN THIS DOCUMENTATION STRICTLY. ALLWINNER ASSUMES NO RESPONSIBILITY FOR THE CONSEQUENCES OF IMPROPER USE (INCLUDING BUT NOT LIMITED TO OVERVOLTAGE, OVERCLOCK, OR EXCESSIVE TEMPERATURE).

THE INFORMATION FURNISHED BY ALLWINNER IS PROVIDED JUST AS A REFERENCE OR TYPICAL APPLICATIONS, ALL STATEMENTS, INFORMATION, AND RECOMMENDATIONS IN THIS DOCUMENT DO NOT CONSTITUTE A WARRANTY OF ANY KIND, EXPRESS OR IMPLIED. ALLWINNER RESERVES THE RIGHT TO MAKE CHANGES IN CIRCUIT DESIGN AND/OR SPECIFICATIONS AT ANY TIME WITHOUT NOTICE.

NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF ALLWINNER. THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT. CUSTOMERS SHALL BE SOLELY RESPONSIBLE TO OBTAIN ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES. ALLWINNER SHALL NOT BE LIABLE FOR ANY LICENCE FEE OR ROYALTY DUE IN RESPECT OF ANY REQUIRED THIRD PARTY LICENCE. ALLWINNER SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS COVERED UNDER ANY REQUIRED THIRD PARTY LICENCE.

Contents

1. Overview	12
2. Features	13
2.1. CPU Architecture	13
2.2. GPU Architecture	13
2.3. Memory Subsystem	13
2.4. System Peripheral	14
2.5. Video Engine	15
2.6. Display Subsystem	16
2.7. Image In	17
2.8. Audio Subsystem	17
2.9. External Peripherals	18
2.10. Package	20
3. Block Diagram	21
4. Pin Description	23
4.1. Pin Characteristics	23
4.2. GPIO Multiplex Function	50
4.3. Signal Descriptions	54
5. Electrical Characteristics	62
5.1. Absolute Maximum Ratings	62
5.2. Recommended Operating Conditions	63
5.3. DC Electrical Characteristics	64
5.4. SDRAM I/O DC Electrical Characteristics	64
5.5. SDIO Electrical Parameters	64
5.6. Audio Codec Electrical Parameters	65
5.7. KEYADC Electrical Characteristics	67
5.8. PLL Electrical Characteristics	67
5.8.1. CPU PLL Electrical Parameters	67
5.8.2. Audio PLL Electrical Parameters	67
5.8.3. GPU PLL Electrical Parameters	67
5.8.4. Peripheral0/1 PLL Electrical Parameters	67
5.8.5. MIPI PLL Electrical Parameters	68
5.8.6. DDR0/1 PLL Electrical Parameters	68
5.8.7. Video0/1 PLL Electrical Parameters	68
5.8.8. VE PLL Electrical Parameters	68
5.8.9. DE PLL Electrical Parameters	69
5.8.10. SATA PLL Electrical Parameters	69
5.9. Oscillator Electrical Characteristics	69
5.10. Maximum Current Consumption	70
5.11. External Memory Electrical Characteristics	70
5.11.1. SDRAM AC Electrical Characteristics	70
5.11.2. Nand AC Electrical Characteristics	74
5.11.3. SMHC AC Electrical Characteristics	79
5.12. External Peripherals Electrical Characteristics	79
5.12.1. LCD AC Electrical Characteristics	79
5.12.2. CSI AC Electrical Characteristics	81
5.12.3. EMAC/GMAC AC Electrical Characteristics	82
5.12.4. PS2 AC Electrical Characteristics	85
5.12.5. CIR AC Electrical Characteristics	86
5.12.6. SPI AC Electrical Characteristics	86
5.12.7. UART AC Electrical Characteristics	87
5.12.8. TWI AC Electrical Characteristics	88
5.12.9. TSC AC Electrical Characteristics	89

5.12.10. AC97 AC Electrical Characteristics	89
5.12.11. SCR AC Electrical Characteristics	92
5.13. Power-up and Power-down Sequence	93
6. Package Thermal Characteristics	94
7. Pin Assignment	95
7.1. Pin Map	95
7.2. Package Dimension	96
8. Carrier, Storage and Baking Information	97
8.1. Carrier	97
8.1.1. Matrix Tray Information	97
8.2. Storage	98
8.2.1. Moisture Sensitivity Level(MSL)	99
8.2.2. Bagged Storage Conditions	99
8.2.3. Out-of-bag Duration	99
8.3. Baking	99
9. Reflow Profile	100
10. FT and IQC Test	102
10.1. FT Test	102
10.2. IQC Test	102
10.2.1. QA Test	102
10.2.2. QC Test	102
11. Part Marking	103
12. Qualification Sample Description	104

Figures

Figure 3-1. A40i-H Block Diagram	21
Figure 3-2. A40i-H Application Diagram.....	22
Figure 5-1. SDIO Voltage Waveform	65
Figure 5-2. DDR3/DDR3L Command and Address Timing.....	70
Figure 5-3. DDR3/DDR3L Write Cycle	71
Figure 5-4. DDR3/DDR3L Read Cycle	71
Figure 5-5. LPDDR3 Command and Address Timing Diagram.....	72
Figure 5-6. LPDDR3 Write Cycle	72
Figure 5-7. LPDDR3 Read Cycle	73
Figure 5-8. LPDDR2 Command and Address Timing Diagram.....	73
Figure 5-9. LPDDR2 Write Cycle	74
Figure 5-10. LPDDR2 Read Cycle	74
Figure 5-11. Conventional Serial Access Cycle Timing (SAM0)	75
Figure 5-12. EDO Type Serial Access after Read Cycle Timing (SAM1)	75
Figure 5-13. Extending EDO Type Serial Access Mode Timing (SAM2)	75
Figure 5-14. Command Latch Cycle Timing.....	76
Figure 5-15. Address Latch Cycle Timing.....	76
Figure 5-16. Write Data to Flash Cycle Timing.....	76
Figure 5-17. Waiting R/B# Ready Timing	77
Figure 5-18. WE# High to RE# Low Timing	77
Figure 5-19. RE# High to WE# Low Timing	77
Figure 5-20. Address to Data Loading Timing	78
Figure 5-21. SMHC in SDR Mode Output Timing	79
Figure 5-22. SMHC in SDR Mode Input Timing	79
Figure 5-23. HV_IF Interface Vertical Timing.....	80
Figure 5-24. HV_IF Interface Parallel Mode Horizontal Timing	80
Figure 5-25. HV_IF Interface Serial Mode Horizontal Timing	81
Figure 5-26. 8/10/12-bit CMOS Sensor Interface Timing.....	81
Figure 5-27. 16-bit YCbCr4:2:2 with Separate Sync Timing	82
Figure 5-28. 8-bit YCbCr4:2:2 with Embedded Syncs(BT656) Timing	82
Figure 5-29. Data Sample Timing	82
Figure 5-30. MII Interface Transmit Timing.....	83
Figure 5-31. MII Interface Receive Timing	83
Figure 5-32. RMII Interface Transmit Timing	83
Figure 5-33. RMII Interface Receive Timing	84
Figure 5-34. RGMII Interface Transmit Timing.....	84
Figure 5-35. RGMII Interface Receive Timing.....	85
Figure 5-36. PS2 Timing for Master Transmit Data and Device Receive Data	85
Figure 5-37. PS2 Timing for Device Transmit Data and Master Receive Data	85
Figure 5-38. PS2 Timing for Master Sending Command then Device Sending Response	86
Figure 5-39. CIR-RX Timing.....	86
Figure 5-40. SPI MOSI Timing.....	87
Figure 5-41. SPI MISO Timing.....	87
Figure 5-42. UART RX Timing	87
Figure 5-43. UART nCTS Timing.....	88
Figure 5-44. UART nRTS Timing.....	88
Figure 5-45. TWI Timing.....	88
Figure 5-46. TSC Data and Clock Timing.....	89
Figure 5-47. AC97 Cold Reset Timing	89
Figure 5-48. AC97 Warm Reset Timing	89
Figure 5-49. AC-link Low Power Mode Timing.....	90
Figure 5-50. BIT_CLK and SYNC Timing	90

Figure 5-51. AC-link Data Transmission Output and Input Timing.....	90
Figure 5-52. Signal Rise and Fall Timing	91
Figure 5-53. SCR Activation and Cold Reset Timing	92
Figure 5-54. SCR Warm Reset Timing.....	92
Figure 5-55. A40i-H Power Up Sequence	93
Figure 7-1. A40i-H Pin Map	95
Figure 7-2. A40i-H Package Dimension	96
Figure 8-1. Tray Dimension Drawing.....	98
Figure 9-1. Typical Lead-free Reflow Profile	100
Figure 9-2. Measuring the Reflow Soldering Process	101
Figure 11-1. A40i-H Marking.....	103

Tables

Table 4-1. Pin Characteristics	24
Table 4-2. GPIO Multiplex Function	50
Table 4-3. Signal Descriptions	55
Table 5-1. Absolute Maximum Ratings	62
Table 5-2. Recommended Operating Conditions	63
Table 5-3. DC Electrical Characteristics	64
Table 5-4. DC Input Logic Level	64
Table 5-5. Output DC Current Drive	64
Table 5-6. 3.3V SDIO Electrical Parameters	65
Table 5-7. 1.8V SDIO Electrical Parameters	65
Table 5-8. Audio Codec Typical Performance	65
Table 5-9. KEYADC Electrical Characteristics	67
Table 5-10. CPU PLL Electrical Parameters	67
Table 5-11. Audio PLL Electrical Parameters	67
Table 5-12. GPU PLL Electrical Parameters	67
Table 5-13. Peripheral0/1 PLL Electrical Parameters	68
Table 5-14. MIPI PLL Electrical Parameters	68
Table 5-15. DDR0/1 PLL Electrical Parameters	68
Table 5-16. Video0/1 PLL Electrical Parameters	68
Table 5-17. VE PLL Electrical Parameters	68
Table 5-18. DE PLL Electrical Parameters	69
Table 5-19. SATA PLL Electrical Parameters	69
Table 5-20. 24MHz Crystal Characteristics	69
Table 5-21. 32.768kHz Crystal Characteristics	69
Table 5-22. DDR3/DDR3L Timing Parameters	70
Table 5-23. DDR3/DDR3L Write Cycle Parameters	71
Table 5-24. DDR3/DDR3L Read Cycle Parameters	71
Table 5-25. LPDDR3 Command and Address Timing Parameters	72
Table 5-26. LPDDR3 Write Cycle Parameters	72
Table 5-27. LPDDR3 Read Cycle Parameters	73
Table 5-28. LPDDR2 Command and Address Timing Parameters	73
Table 5-29. LPDDR2 Write Cycle Parameters	74
Table 5-30. LPDDR2 Read Cycle Parameters	74
Table 5-31. NAND Timing Constants	78
Table 5-32. SMHC Timing Constants	79
Table 5-33. LCD HV_IF Interface Timing Constants	81
Table 5-34. CSI Interface Timing Constants	82
Table 5-35. MII Transmit Timing Constants	83
Table 5-36. MII Receive Timing Constants	83
Table 5-37. RMII Transmit Timing Constants	84
Table 5-38. RMII Receive Timing Constants	84
Table 5-39. RGMII Transmit Timing Constants	84
Table 5-40. RGMII Receive Timing Constants	85
Table 5-41. PS2 Timing Constants	86
Table 5-42. CIR-RX Timing Constants	86
Table 5-43. SPI Timing Constants	87
Table 5-44. UART Timing Constants	88
Table 5-45. TWI Timing Constants	88
Table 5-46. TSC Timing Constants	89
Table 5-47. AC97 Timing Constants	91
Table 5-48. SCR Timing Constants	92
Table 6-1. A40i-H Thermal Resistance Characteristics	94
Table 8-1. Matrix Tray Carrier Information	97

Table 8-2. Packing Quantity Information	97
Table 8-3. MSL Summary	99
Table 8-4. Bagged Storage Conditions	99
Table 8-5. Out-of-bag Duration	99
Table 9-1. Lead-free Reflow Profile Conditions	100
Table 11-1. A40i-H Marking Definitions	103

About This Documentation

Purpose

The documentation describes features of each module, pin/signal characteristics, current consumption, PLL electrical characteristics, the interface timing, thermal and package of A40i-H processor. The documentation is intended to provide guidance to the hardware designers for electronics or sales personnel for electronic components. This documentation assumes that the reader has a background in electronic components. For details about register descriptions of each module, see the *A40i-H User Manual*.

Intended Audience

The document is intended for:

- Hardware designers and maintenance personnel for electronics
- Sales personnel for electronic parts and components

Conventions

Symbol Conventions

The symbols that may be found in this document are defined as follows.

Symbol	Description
 WARNING	A warning means that injury or death is possible if the instructions are not obeyed.
 CAUTION	A caution means that damage to equipment is possible.
 NOTE	Provides additional information to emphasize or supplement important points of the main text.

Table Content Conventions

The table content conventions that may be found in this document are defined as follows.

Symbol	Description
-	The cell is blank.

Numerical Conventions

The expressions of data capacity, frequency, and data rate are described as follows.

Type	Symbol	Value
Data capacity	1K	1024
	1M	1,048,576
	1G	1,073,741,824
Frequency, data rate	1k	1000
	1M	1,000,000
	1G	1,000,000,000

1. Overview

The A40i-H processor represents Allwinner's latest achievement in intelligent industrial control processors. The processor is ideal for applications that require 3D graphics, advanced video processing, rich user interfaces, lower power consumption and higher system integration.

The A40i-H processor has some very exciting features:

- **CPU:** A40i-H is based on quad-core Cortex™-A7 CPU architecture, the most power efficient CPU core ARM's ever developed.
- **GPU:** A40i-H adopts the extensively implemented and technically mature Mali400 MP2 to provide mobile users with superior experience in web browsing, video playback and games.
- **Video Engine:** Supports mainstream high-definition video decoding, including H.264, H.263, MPEG1/2/4, xvid, Sorenson Spark, VP6, VP8, AVS/AVS+, WMV7, WMV8 by 1080p@60fps. In the aspect of video encoding, the A40i-H supports 1080p@60fps H.264 encoding ability.
- **Camera:** Supports dual CMOS sensor parallel interfaces and 4-channel TVIN, which can easily finish multi-channel video recording.
- **Display:** Content can be displayed on 4-lane MIPI DSI displays, or RGB panel, or LVDS panel. TV-out on HDMI V1.4 is also supported.
- **Audio:** Integrated audio codec with 24bit/192kHz DAC playback, and supports I2S/PCM interface for connecting to an external audio codec. I2S/PCM interface includes eight channels of TDM with sampling precision up to 32bit/192kHz.
- **Memory:** Supports external memory interfaces to NAND Flash, SD/eMMC, Nor Flash and SDRAM port. SDRAM port can be configured to support LPDDR2, LPDDR3, DDR2, DDR3, DDR3L.
- **Peripherals:** To reduce total system cost, A40i-H has a broad range of hardware peripherals to meet the flexible peripheral configuration requirements such as UART, RTP, SPI, CIR, USB2.0 OTG, TWI etc.

2. Features

2.1. CPU Architecture

- Quad-core ARM Cortex™-A7 Processor
- ARMv7 ISA standard ARM instruction set
- Thumb-2 Technology
- Jazeller RCT
- NEON Advanced SIMD
- VFPv4 floating point
- Large Physical Address Extensions(LPAE)
- 32KB L1 Instruction cache and 32KB L1 Data cache for per CPU
- 512KB L2 cache shared

2.2. GPU Architecture

- Mali400 MP2
- Supports OpenGL ES 2.0, OpenGL ES 1.1, Open VG 1.1 standard

2.3. Memory Subsystem

Boot ROM

- On-chip 36KB ROM boot loader
- Supports fast boot from NAND Flash, eMMC, SD/TF card and SPI Nor Flash
- Supports system code download through USB OTG
- Boot select pin(FEL) is used to select system boot method: boot from USB when FEL is low level, or else enter into fast boot process

SDRAM

- Compatible with JEDEC standard DDR2/DDR3/DDR3L/LPDDR2/LPDDR3 SDRAM
- Up to 2GB address space
- 32-bit data bus width
- DDR3/DDR3L interface with the maximum frequency of 576MHz
- LPDDR3 interface with the maximum frequency of 480MHz
- LPDDR2 interface with the maximum frequency of 432MHz

NAND Flash

- Compliant with ONFI 2.3 and Toggle 1.0
- Up to 64-bit ECC per 512 bytes or 1024 bytes
- Supports 1K/2K/4K/8K/16KB page size
- Up to 8-bit data bus width

- Supports 8 chip selects, and 2 ready_busy signals
- Supports SLC/MLC NAND and EF-NAND
- Supports SDR/Toggle DDR/ONFI DDR NAND interface

SMHC

- Up to four SMHC controllers
- Compatible with eMMC standard specification V5.0, SD physical layer specification V3.0, SDIO card specification V2.0
- 1/4/8-bit bus width
- Embedded special DMA to do data transfer
- Supports hardware CRC generation and error detection
- Supports block size of 1 to 65535 bytes

2.4. System Peripheral

Timer

- 6 Timers
- Two 33-bit AVS counters to synchronize video and audio in the player
- One watchdog to generate reset signal or interrupt
- External 24MHz or 32768Hz crystal oscillator input

High Speed Timer

- 4 High Speed Timers
- Clock source is fixed to AHBCLK, and the pre-scale ranges from 1 to 16
- 56-bit counter that can be separated to 24-bit high register and 32-bit low register

RTC

- Timer, Calendar, Alarm
- Supports full clock features: second/minute/hour/day/month/year(with leap year)

GIC

- Supports 16 SGIs(Software Generated Interrupt), 16 PPIs(Private Peripheral Interrupt) and 101 SPIs(Shared Peripheral Interrupts)
- Supports ARM architecture security extensions
- Supports ARM architecture virtualization extensions

DMA

- 16 channels
- Interrupt generated for each DMA channel
- Transfers data width of 8/16/32/64-bit
- Supports linear and IO address modes
- Programs the DMA burst size

- Flexible data source and destination address generation
- Supports data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory

CCU

- 13 PLLs, one external 24MHz oscillator, one external 32768Hz oscillator, an on-chip RC oscillator
- Supports clock configuration and clock generated for corresponding modules
- Supports software-controlled clock gating and software-controlled reset for corresponding modules

PWM

- 8 PWM channels outputs (4 PWM pairs)
- Supports capture input
- Supports three kinds of output waveforms: continuous waveform, pulse waveform and complementarity pair
- Programmable deadzone generator and controllable dead-time
- 0% to 100% adjustable duty cycle
- Up to 24/100MHz output frequency
- Minimum resolution is 1/65536
- Supports interrupt for PWM output and capture input

Thermal Sensor

- Temperature Accuracy : $\pm 3^{\circ}\text{C}$ from 0°C to $+100^{\circ}\text{C}$, $\pm 5^{\circ}\text{C}$ from -20°C to $+125^{\circ}\text{C}$
- Supports over-temperature protection interrupt and over-temperature alarm interrupt
- Averaging filter for thermal sensor reading
- Supports 2 sensors: sensor0 for CPU, sensor1 for GPU

Crypto Engine

- Supports symmetrical algorithm: AES, DES, 3DES
- Supports hash algorithm: MD5, SHA1, SHA224, SHA256, SHA384, SHA512, HMAC
- Supports asymmetrical algorithm: RSA512, RSA1024, RSA2048
- Supports 160-bit hardware PRNG with 175-bit seed
- Supports 256-bit hardware TRNG
- AES mode: ECB, CBC, CTR, CTS, OFB, CFB
- DES/3DES mode: ECB, CBC, CTR

Security ID

- One on-chip efuse
- Size up to 2Kbit for security chip ID
- Supports on-line LDO programming

2.5. Video Engine

Video Decoder

- Supports video decoding up to 1080p@60fps

- Supports multi-formats:
 - MPEG1 MP/HL: 1080p@60fps
 - MPEG2 MP/HL: 1080p@60fps
 - MPEG4 SP/ASP L5: 1080p@60fps
 - H.263 BP: 1080p@60fps
 - H.264 BP/MP/HP Level4.2: 1080p@60fps
 - xvid: 1080p@60fps
 - Sorenson Spark: 1080p@60fps
 - VP6 6.0/6.1/6.2: 1080p@60fps
 - VP8: 1080p@60fps
 - AVS/AVS+ JiZhun: 1080p@60fps
 - WMV7/WMV8: 1080p@60fps
 - WMV9/VC-1 SP/MP/AP: 1080p@60fps
 - JPEG: 16384 x 16384@45MPPS

Video Encoder

- H.264 HP encoding up to 1080p@60fps
- JPEG baseline: picture size up to 4096 x 4096
- Supports H.264 encoding input formats: NV12/NV21/YUV420SP, YUV422SP/NV16, NU12/NV21/YVU420SP, YVU422SP/NV61, 32 x 32 tile-based, 128 x 32 tile-based, ARGB8888, RGBA8888, ABGR8888, BGRA8888, YU12/YUV420P, YV12/YVU420P, YU16/YUV422P, YV16/YVU422P, raw YUYV422, raw UYVY422, raw YVYU422, raw VYUY422
- Supports JPEG encoding input formats: YUV420/YUV422/YUV444
- Alpha blending
- Thumb generation
- 4x2 scaling ratio from 1/16 to 64 arbitrary non-integer ratio

2.6. Display Subsystem

DE2.0

- Supports output size up to 2048 x 2048
- Supports four alpha blending channels for main display, two channels for aux display
- Supports four overlay layers in each channel, and has an independent scaler
- Supports potter-duff compatible blending operation
- Supports motion-adaptive de-interlace for 480i, 576i and 1080i inputs
- Supports input format YUV422/YUV420/YUV411/ARGB8888/XRGB8888/RGB888/ARGB4444/ARGB1555 and RGB565
- Supports Frame Packing/Top-and-Bottom/Side-by-Side Full/Side-by-Side Half 3D format data
- Supports SmartColor2.0 for excellent display experience
 - Adaptive edge sharpening
 - Adaptive color enhancement
 - Adaptive contrast enhancement and fresh tone rectify
- Supports SmartColor2.0 for excellent display experience

Video Output

- Supports HDMI 1.4 transmitter with HDCP 1.2, up to 1080p@60fps
- Supports 4 lanes MIPI DSI up to 1080p@60fps
- Supports LVDS interface up to 1920 x 1080@60fps
- Supports RGB interface up to 1920 x 1080@60fps
- Supports TV output, including 4-ch CVBS, 1-ch YPbPr and 1-ch VGA

2.7. Image In

- Supports TV decoder: 4-ch analog CVBS or 1-ch YPbPr(480i/576i/480p/576p) signal input
- Dual CMOS sensor parallel interfaces :CSI0 and CSI1
 - Supports 8-bit YUV422 CMOS sensor interface and 8-bit BT656 interface for each CSI
 - Supports CCIR656 protocol for each CSI
 - Supports 16-bit BT1120 interface for CSI0
 - Supports 24-bit RGB/YUV444 input for CSI1
 - Supports multi-channel ITU-R BT.656 time-multiplexed format for CSI0
 - CSI0 supports still capture resolution up to 5M,and video capture resolution up to 1080p@30fps
 - CSI1 supports still capture resolution up to 5M,and video capture resolution up to 720p@30fps

2.8. Audio Subsystem

Audio Codec

- Two audio digital-to-analog(DAC) channels
 - Up to 100±3dB SNR during DAC playback
 - Supports DAC sample rate from 8kHz to 192kHz
 - Supports 16-bit and 24-bit audio sample resolution
- Two audio analog-to-digital(ADC) channels
 - Up to 93±3dB SNR during ADC capture
 - Supports ADC sample rate from 8kHz to 48kHz
 - Supports 16-bit and 24-bit audio sample resolution
- Four audio inputs:
 - Two mono microphone inputs
 - One stereo Line-in input
 - One stereo FM-in input
- Two audio outputs:
 - One differential PHONEOUT output
 - One stereo headphone output
- Supports analog/digital volume control
- Supports dynamic range controller adjusting the DAC playback and ADC capture

I2S/PCM

- Up to two I2S/PCM interfaces
- Compliant with standard Philips Inter-IC sound(I2S) bus specification
- Compliant with left-justified, right-justified, PCM mode, and TDM(Time Division Multiplexing) format
- Full-duplex synchronous work mode
- Master and slave mode configured
- Adjustable audio sample resolution from 8-bit to 32-bit
- Sample rate from 8kHz to 192kHz
- Supports 8-bit u-law and 8-bit A-law companded sample
- Supports programmable PCM frame width:1 BCLK width(short frame) and 2 BCLKs width(long frame)

One Wire Audio(OWA)

- IEC-60958 transmitter functionality
- Compatible with S/PDIF protocol

- Supports channel status insertion for the transmitter
- Hardware Parity generation on the transmitter
- One 32x24 bits TX FIFO for audio data transfer
- Programmable FIFO thresholds

AC97

- Compliant with AC97 2.3 component specification
- Full-duplex synchronous serial interface
- Up to 48kHz sampling rate
- Channels support mono or stereo samples of 16(standard),18(optional) and 20(optional) bit wide
- Supports DRA mode

2.9. External Peripherals

USB

- USB 2.0 OTG, with integrated one USB 2.0 analog PHY
 - Compatible with USB2.0 Specification
 - Support High-Speed(HS,480 Mbit/s),Full-Speed(FS,12 Mbit/s),and Low-Speed(LS,1.5 Mbit/s) in host mode
 - Supports High-Speed (HS, 480 Mbit/s), Full-Speed (FS, 12 Mbit/s) in device mode
 - Up to 8 user-configurable endpoints for Bulk , Isochronous, Control and Interrupt
- Two USB Hosts, with integrated two USB 2.0 analog PHY
 - Compatible with Enhanced Host Controller Interface(EHCI)Specification, Version 1.0, and the Open Host Controller Interface(OHCI) Specification, Version 1.0a.

EMAC

- Compliant with IEEE 802.3 standard
- Supports 10/100Mbit/s data transfer rate
- Supports MII PHY interface
- Supports full and half duplex operations

GMAC

- Compliant with the IEEE 802.3-2002 standard
- Programmable frame length to support Standard or Jumbo Ethernet frames with size up to 16KB
- Supports 10/100/1000Mbit/s data transfer rates
- Supports MII/RGMII/RMII PHY interface
- Supports a variety of flexible address filtering modes
- Supports full and half duplex operations

Transport Stream Controller

- Up to 2 Transport Stream Controllers
- One external Synchronous Parallel Interface(SPI) and one external Synchronous Serial Interface(SSi)
- SPI and SSi timing parameters are configurable
- Multiple transport stream packet(188,192,204) format support
- Supports 32-channel PID filter
- Supports hardware PCR packet detecting

TWI

- Up to 5 Two Wire Interface(TWI)
- Supports Standard mode(up to 100 kbit/s) and Fast mode(up to 400 kbit/s)
- Master/Slave configurable
- Allows 10-bit addressing transactions

Smart Card Reader

- Supports ISO/IEC 7816-3 and EMV2000(4.0) specifications
- Supports synchronous and any other non-ISO 7816 and non-EMV cards
- Supports adjustable clock rate and bit rate
- Configurable automatic byte repetition
- Performs functions needed for complete smart card sessions, including:
 - Card activation and deactivation
 - Cold/warm reset
 - Answer to Reset (ATR) response reception
 - Data transfers to and from the card
- Supports configurable timing functions:
 - Smart Card activation time
 - Smart Card reset time
 - Guard time
 - Timeout timers

SPI

- Up to 4 independent SPI controllers, each SPI controller with two CS signals
- Full-duplex synchronous serial interface
- Master/Slave configurable
- 1-,or 2-wire mode
- Polarity and phase are configurable
- SPI clock is configurable

UART

- Up to 8 UART controllers
 - UART0 with 2 wires for debug tools
 - UART1 with 8 wires
 - UART2/3 each with 4 wires
 - Others with 2 wires
- Compatible with industry-standard 16550 UARTs
- Supports for word length from 5 to 8 bits, an optional parity bit, and 1,1.5 or 2 stop bits
- Programmable parity(even, odd and no parity)

PS2

- Two PS2 controllers
- Compliant with IBM PS2 and AT-compatible keyboard and mouse interface
- Dual-role controller: PS2 host or PS2 device

- Odd parity generation and checking

CIR

- Two CIR controllers
- Flexible receiver for consumer IR remote control
- Programmable FIFO thresholds

SATA

- One SATA Host controller
- Supports SATA 1.5Gb/s and SATA 3.0Gb/s
- Compliant with SATA spec 2.6 and AHCI Revision 1.3 specifications
- Supports external SATA(eSATA)
- Supports power management features including automatic Partial to Slumber transition

Keypad

- One keypad matrix interface up to 8 rows and 8 columns
- Interrupt for key press or key release
- Internal debouncing filter to prevent switching noises

KEYADC

- Up to two ADC channels for key application
- 6-bit resolution
- Voltage input range between 0V to 2V
- Supports hold key, already hold key and continuous key
- Supports single, normal and continuous mode

RTP

- 4-wire I/F
- 12-bit SAR type A/D converter
- Dual touch detection
- Sampling frequency up to 2MHz
- Supports X,Y change function

2.10. Package

- LFBGA 468 balls, 0.65 mm ball pitch, 16 mm x 16 mm body size

3. Block Diagram

Figure 3-1 shows the block diagram of the A40i-H processor.




Figure 3-1. A40i-H Block Diagram

The typical application diagram is shown in Figure 3-2.




Figure 3-2. A40i-H Application Diagram

4. Pin Description

4.1. Pin Characteristics

Table 4-1 lists the characteristics of A40i-H pins from the following ten aspects.

- (1). **Ball#** : Package ball numbers associated with each signals.
- (2). **Pin Name** : The name of the package pin.
- (3). **Signal Name** : The signal name for that pin in the mode being used.
- (4). **Function** : Multiplexing function number.
- (5). **Ball Reset Rel. Function** : The function is automatically configured after RESET from low to high.
- (6). **Type** : Denotes the signal direction
 - I (Input),
 - O (Output),
 - I/O(Input/Output),
 - OD(Open-Drain),
 - A (Analog),
 - AI(Analog Input),
 - AO(Analog Output)
 - P (Power),
 - G (Ground)
- (7). **Ball Reset State** : The state of the terminal at reset.
- (8). **Pull Up/Down** : Denotes the presence of an internal pull-up or pull-down resistor. Pull-up(PU) and pull-down(PD) resistors can be enabled or disabled via software.
- (9). **Buffer Strength** : Defines maximum drive strength of the associated output buffer.
- (10). **Power Supply** : The voltage supply for the terminal's IO buffers.

Pin Name	GPIO Group	IO Type	Default Pull-up/down	Function2	Function3	Function4	Function 5	Function 6	Function7
PB0	GPIOB	I/O	No Pull	TWI0_SCK	PLL_LOCK_DBG	-	-	-	-
PB1		I/O	No Pull	TWI0_SDA	-	-	-	-	-
PB2		I/O	No Pull	-	PWM0	-	-	-	-
PB3		I/O	No Pull	-	PWM1	OWA_MCLK	-	-	-
PB4		I/O	No Pull	CIR0_RX	-	-	-	-	-
PB5		I/O	No Pull	I2S_MCLK	AC97_MCLK	-	-	-	-
PB6		I/O	No Pull	I2S_BCLK	AC97_BCLK	-	-	-	-
PB7		I/O	No Pull	I2S_LRCK	AC97_SYNC	-	-	-	-
PB8		I/O	No Pull	I2S_DO0	AC97_DO	-	-	-	-
PB9		I/O	No Pull	I2S_DO1	-	PWM6	-	-	-
PB10		I/O	No Pull	I2S_DO2	-	PWM7	-	-	-
PB11		I/O	No Pull	I2S_DO3	-	-	-	-	-
PB12		I/O	No Pull	I2S_DI	AC97_DI	-	-	-	-
PB13		I/O	No Pull	SPI2_CS1	-	OWA_DO	-	-	-
PB14		I/O	No Pull	SPI2_CS0	JTAG_MS0	-	-	-	-
PB15		I/O	No Pull	SPI2_CLK	JTAG_CK0	-	-	-	-
PB16		I/O	No Pull	SPI2_MOSI	JTAG_DO0	-	-	-	-
PB17		I/O	No Pull	SPI2_MISO	JTAG_DI0	-	-	-	-
PB18		I/O	No Pull	TWI1_SCK	-	-	-	-	-
PB19		I/O	No Pull	TWI1_SDA	-	-	-	-	-
PB20		I/O	No Pull	TWI2_SCK	-	PWM4	-	-	-
PB21		I/O	No Pull	TWI2_SDA	-	PWM5	-	-	-
PB22		I/O	No Pull	UART0_TX	-	-	-	-	-
PB23		I/O	No Pull	UART0_RX	CIR1_RX	-	-	-	-
PC0	GPIOC	I/O	No Pull	NWE	SPI0_MOSI	-	-	-	-
PC1		I/O	No Pull	NALE	SPI0_MISO	-	-	-	-
PC2		I/O	No Pull	NCLE	SPI0_CLK	-	-	-	-
PC3		I/O	PU	NCE1	-	-	-	-	-
PC4		I/O	PU	NCE0	-	-	-	-	-
PC5		I/O	No Pull	NRE	SDC2_DS	-	-	-	-
PC6		I/O	PU	NRB0	SDC2_CMD	-	-	-	-
PC7		I/O	PU	NRB1	SDC2_CLK	-	-	-	-
PC8		I/O	No Pull	NDQ0	SDC2_D0	-	-	-	-
PC9		I/O	No Pull	NDQ1	SDC2_D1	-	-	-	-
PC10		I/O	No Pull	NDQ2	SDC2_D2	-	-	-	-
PC11		I/O	No Pull	NDQ3	SDC2_D3	-	-	-	-
PC12		I/O	No Pull	NDQ4	SDC2_D4	-	-	-	-
PC13		I/O	No Pull	NDQ5	SDC2_D5	-	-	-	-
PC14		I/O	No Pull	NDQ6	SDC2_D6	-	-	-	-
PC15		I/O	No Pull	NDQ7	SDC2_D7	-	-	-	-
PC16		I/O	PD	NWP	-	-	-	-	-
PC17		I/O	PU	NCE2	-	-	-	-	-
PC18		I/O	PU	NCE3	-	-	-	-	-

manufacturing with a standard ESD control process.

(3). Current test performance: Pins stressed per JEDEC JESD78D(Class I, Level A) and passed with I/O pin injection current as defined in JEDEC. Trigger current: $\pm 400\text{mA}$.

(4) Over voltage performance: Supplies stressed per JEDEC JESD78D(Class I, Level A) and passed voltage injection as defined in JEDEC. Trigger voltage: each VDD pin, stress at $1.5 \times V_{dd\text{ max}}$.

5.2. Recommended Operating Conditions

All A40i-H modules are used under the operating conditions contained in Table 5-2.



NOTE

Logic functions and parameter values are not assured out of the range specified in the recommended operating conditions.

Table 5-2. Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
Ta	Ambient Operating Temperature	-40	-	85	°C
VCC-IO	Digital GPIO Power for 3.3V Voltage	3.0	3.3	3.6	V
VCC-PA	Power Supply for GPIO A	1.62	1.8	1.98	V
		2.25	2.5	2.75	V
		3.0	3.3	3.6	V
VCC-PC	Power Supply for GPIO C	1.62	1.8	1.98	V
		3.0	3.3	3.6	V
VCC-PD	Power Supply for GPIO D	3.0	3.3	3.6	V
VCC-PE	Power Supply for GPIO E	1.62	1.8	1.98	V
		2.52	2.8	3.08	V
		3.0	3.3	3.6	V
VCC-PF	Power Supply for GPIO F	3.0	3.3	3.6	V
VCC-PG	Power Supply for GPIO G	1.62	1.8	1.98	V
		2.52	2.8	3.08	V
		3.0	3.3	3.6	V
AVCC	DC Supply Voltage for Analog Part	2.94	3.0	3.06	V
VCC-DRAM	Power Supply for DDR2	1.7	1.8	1.9	V
	Power Supply for DDR3	1.425	1.5	1.575	V
	Power Supply for DDR3L	1.283	1.35	1.45	V
	Power Supply for LPDDR2	1.14	1.2	1.3	V
	Power Supply for LPDDR3	1.14	1.2	1.3	V
VCC-USB	Power Supply for USB	3.0	3.3	3.6	V
VCC-HDMI	Power Supply for HDMI	3.24	3.3	3.36	V
VCC-TVOUT	Power Supply for TV-OUT	3.24	3.3	3.36	V
VCC-TVIN	Power Supply for TV-IN	3.24	3.3	3.36	V
VDD-SATA	1.2V Power Supply for SATA	1.0	1.1	1.2	V
VDD25-SATA	2.5V Power Supply for SATA	2.25	2.5	2.75	V
VDD-EFUSE	Power Supply for eFuse	3.0	3.3	3.6	V
VCC-DSI	Power Supply for MIPI DSI	3.0	3.3	3.6	V
VCC-HP	Power Supply for Headphone	3.0	3.3	3.6	V
VCC-PLL	Power Supply for PLL	3.0	-	3.3	V
VCC-RTC	Power Supply for RTC	3.0	-	3.3	V

