## SX9338 PerSe<sup>™</sup> Connect, High Performance 5-ch. SAR Sensor

# WIRELESS & SENSING PRODUCTS

#### **Features**

- 2.7-3.6V Input Supply Voltage
- Up to 5 High Performance Capacitive Sensor Inputs
  - Capacitance Resolution down to 5aF
  - Capacitance Offset Compensation up to 220pF
  - Multiple thresholds per sensing input
  - · Separate configurations per input
- Automatic Calibration
- Ultra-Low Power Consumption

Active Mode: 27 uADoze Mode: 7 uASleep Mode: 1.1 uA

- I2C Serial Interface
  - 2 Sub-Addresses Selectable by Pin
- -40°C to +85°C Operation
- Compact Size Package
  - 1.80 x 2.10 mm DFN
- Pb & Halogen Free, RoHS/WEEE compliant

### **Applications**

- Mobile Phones
- Tablets
- Notebooks
- Wearables

#### **Description**


The SX9338 is a 5 channel smart capacitive proximity sensor for SAR (Specific Absorption Rate) as well as other demanding proximity applications.

The SX9338 is primarily used to sense user presence at multiple distances to enhance SAR applications. The information is used in portable electronic devices to reduce and control radio-frequency (RF) emission power in the presence of a human body, enabling significant performance advantages for manufacturers of electronic devices with electro-magnetic radiation sources to meet stringent emission regulations' criteria and Specific Absorption Rate (SAR) standards.

Operating directly from an input supply voltage of 2.7-3.6V, the SX9338 outputs its data via I2C serial bus. The I2C serial communication bus port is compatible with 1.8V host control to report body detection/proximity and to facilitate parameter settings adjustment. Upon proximity detection, the NIRQ output asserts, enabling the user to either determine the relative proximity distance, or simply obtain an indication of detection.

The SX9338 includes an on-chip auto-calibration controller that regularly performs sensitivity adjustments to maintain peak performance over a wide variation of temperature, humidity and noise environments, providing simplified product development and enhanced performance.

### **Typical Application Circuit**



## **Table of Contents**

1.	General Description	. 5
1.1.	Pin Diagram	. 5
1.2.	Marking Information	. 5
1.3.	Pin Description	. 6
2.	Electrical Characteristics	. 7
2.1.	Absolute Maximum Ratings	. 7
2.2.	Operating Conditions	. 7
2.3.	Thermal Characteristics	. 7
2.4.	Electrical Specifications	. 8
3.	Proximity Sensing Interface	11
3.1.	Introduction	11
3.2.	Scan Period	12
3.3.	Analog Front-End (AFE)	12
3.3.1.	Capacitive Sensing Basics	12
3.3.2.	AFE Block-Diagram	14
3.3.3.	Capacitance-to-Voltage Conversion (C-to-V)	14
3.3.4.	Shield Control	14
3.3.5.	Offset Compensation	14
3.3.6.	Analog-to-Digital Conversion (ADC)	15
3.4.	Digital Processing	15
3.4.1.	Overview	15
3.4.2.	PROXADC Update	17
3.4.3.	PROXUSEFUL Update	18
3.4.4.	PROXAVG Update	18
3.4.5.	PROXDIFF Update	18
3.4.6.	PROXSTAT Update	19
3.5.	Host Operation	20
3.6.	Operational Modes	21
3.6.1.	Active	21
3.6.2.	Doze	21
3.6.3.	Sleep	21

4.	I2C Interface	22
4.1.	Introduction	22
4.2.	I2C Read/Write Format	22
5.	Reset	23
5.1.	Power-Up	
5.2.	Software Reset	
6.	Interrupt	24
6.1.	Assertion and Clearing	
7.	Registers	
8.	Application Information	
8.1.	Typical Application Circuit	
8.2.	External Components Recommended Values	
9.	Packaging Information	
9.1.	Outline Drawing	38
9.2.	Land Pattern	

# **Ordering Information**

Part Number	Package	Marking
SX9338IULTRT <sup>1</sup>	DFN-10	G5A
SX9338EVKA	Eval. Kit	-
SX9338MiniEVKA	Eval. Kit	-

<sup>&</sup>lt;sup>1</sup> 3000 Units/reel

Table 1: Ordering Information

# 1. General Description

# 1.1. Pin Diagram




Figure 1: Pin Diagram

## 1.2. Marking Information



xxxx = Lot Number

Figure 2: Marking Information

# 1.3. Pin Description

Name	Type	Description
VDD	Power	Power Supply, requires decoupling capacitor.
GND	Ground	Ground.
CSIO0	Analog	Capacitive Sensor Input/Shield.
CSIO1	Analog	Capacitive Sensor Input/Shield.
CSIO2	Analog/Digital	Capacitive Sensor Input/Shield OR I2C Sub-Address Input.
CSIO3	Analog	Capacitive Sensor Input/Shield.
CSIO4	Analog	Capacitive Sensor Input/Shield.
SCL	Digital Input	I2C Clock, requires pull-up resistor.
SDA	Digital Input/Output	
NIRQ	Digital Output	Interrupt Output requires pull-up resistor.

Table 2: Pin Description

## 2. Electrical Characteristics

## 2.1. Absolute Maximum Ratings

Stresses above the values listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these, or any other conditions beyond the "Operating Conditions", is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability and proper functionality.

Parameter	Symbol	Min	Max	Unit	
Supply Voltage	VDD	-0.5	3.9		
Input Voltage (non-supply pins)	VIN	-0.5	3.9	V	
Input Current Per Pin (non-supply pins)	lin	-50	50	1	
Total Input Current (non-supply pins)	Іінтот	-300	300	- mA	
Operating Junction Temperature		Тјст	-40	125	
Reflow Temperature		T <sub>RE</sub>	-	260	°C
Storage Temperature	T <sub>STOR</sub>	-50	150		
ECD LIDAY (ANGUEODA (IEDEO 10 004)	CSIOx pins	ESD <sub>HBMCSIO</sub>	8	-	kV
ESD HBM (ANSI/ESDA/JEDEC JS-001)	Other pins	ESDнвмотн	4	-	kV

Table 3: Absolute Maximum Ratings

## 2.2. Operating Conditions

Parameter	Symbol	Min	Max	Unit
Supply Voltage	$V_{DD}$	2.7	3.6	V
Pull-up Voltage	V <sub>PULL</sub>	1.6	3.6	V
Ambient Temperature	T <sub>A</sub>	-40	85	°C

**Table 4: Operating Conditions** 

Note: VDD and VPULL (on SCL/SDA/NIRQ) are fully independent, i.e. can be turned ON/OFF separately and in any sequence without creating any leakage current.

## 2.3. Thermal Characteristics

Parameter	Symbol	Typical	Unit
Thermal Resistance - Junction to Air (Static Airflow)	θ <sub>JADFN</sub>	125	°C/W

Table 5: Thermal Characteristics

Note: θ<sub>JADFN</sub> is calculated from a package in still air, mounted to 3" x 4.5", 4-layer FR4 PCB per JESD51 standards.

# 2.4. Electrical Specifications

All values are valid within the full operating conditions unless otherwise specified. Typical values are given for  $T_A = +25^{\circ}C$ , VDD=3.3V unless otherwise specified.

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit	
Current Consumption							
Sleep	ISLEEP	Power down. PHEN = 00000000 or chip paused. I2C listening.	-	1.1	5		
Doze	IDOZE	SCANPERIOD = hC8 (~400ms) FREQ = b00110 (~100kHz) RESOLUTION = 64 PHEN = 00000001 ADC filt. and Adv. features/engines OFF. 12C listening. No load.	-	7	15	uA	
Active	IACTIVE	SCANPERIOD = h0F (~30ms) FREQ = b00110 (~100kHz) RESOLUTION = 64 PHEN = 00000001 ADC filt. and Adv. features/engines OFF. I2C listening. No load.	-	27	48		
Capacitive Sensing Interface							
Measurement Range (Unit Capacitor, Cf. AGAIN)	Crangeunit		-	+/-0.55	-	pF	
Measurement Resolution	<b>N</b> віт		-	21	-	bits	
ivieasurement Resolution	Cres	AGAIN = 000	-	5	-	аF	
Nominal Oscillator Frequency	Fosc		-	4	-	MHz	
Oscillator Trim Accuracy	Oscillator Trim Accuracy $F_{Trim}$ Around Nominal Value. $T_A = +25^{\circ}\text{C}$ , VDD = 3.3V.		-4	-	+4	%	
Oscillator Temp. Dependency	FTemp	Around Trim Result. Full $T_A$ range, VDD = 3.3V.	-	+/-1	-	%	
Oscillator VDD Dependency	Fvdd	Around Trim Result. T <sub>A</sub> = +25°C, Full VDD range.	-	+/-0.6	-	%	
Nominal Sampling Frequencies	Fs	Programmable with FREQ	Fosc/864	-	250	kHz	
External DC Cap. to Ground per Measurement Phase	C <sub>DCEXT</sub>	One CSIOx as measured input.	-	-	220	pF	
Pre-Charge Input Resistor (Unit Value, Cf. RESFILTIN)	RFILTINUNIT		-	2	-	kΩ	
Compensation Resistor	RINTUNIT		-	125	-	Ω	
Digital Input/Output: SCL, SDA	, NIRQ, CSIOx						
Input High Voltage	V <sub>IHI2C</sub>		0.7*VPULL		3.6	V	
Input Low Voltage	Low Voltage V <sub>IL</sub>		-0.5	-	0.45		
Input Leakage Current	l <sub>L</sub>		-1	-	1	uA	
Input Hysteresis	V <sub>H</sub> ys		0.035	0.15	-	V	
Output Low Current	loL04	VOL ≤ 0.32V	3	-	-	mA	
(SDA)	I <sub>OL06</sub>	VOL ≤ 0.6V	6 -		-	IIIA	
Output Low Voltage (NIRQ, CSIOx)	V <sub>OL5</sub>	IOL = 5mA, VDD = 3.3V	-	0.1	0.2	٧	
Output High Voltage	Vohcsio	From external pull-up or LED.	-		VDD+0.3 <sup>1</sup>	V	

(open-drain mode)	VOHNIRQ		-	-	3.6	V
Output High Current (push-pull mode)	Іонсѕю	VOH ≥ VDD - 0.4V	3	-	-	mA
CSIO2 external pull-down resistance. (Alternate I2C addr)	RLOWCSIO2		-	0	500	Ω
Miscellaneous	•					l
Power-up Time	T <sub>POR</sub>		-	-	5	ms
Hanavas Timo	TUNPAUSEC	Through unpause Command. From SCL rising edge on bit0 of register RegCmd to PAUSESTAT falling edge.	-	171/FOsc	-	
Unpause Time	TUNPAUSEI	Through Interrupt clearing. From SCL rising edge on bit0 of slave address after restart to PAUSESTAT falling edge.	-	60/FOsc	-	us


<sup>&</sup>lt;sup>1</sup> Without exceeding 3.6V

Table 6: Electrical Specifications

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit	
I2C Timing Specifications (Cf	I2C Timing Specifications (Cf. figure below)						
SCL clock frequency	f <sub>SCL</sub>		-	-	400	kHz	
SCL low period	t <sub>LOW</sub>		1.3	-	-		
SCL high period	t <sub>HIGH</sub>		0.6	-	-		
Data setup time	t <sub>SU;DAT</sub>		0.1	-	-		
Data hold time	t <sub>HD;DAT</sub>		0	-	-		
Repeated start setup time	t <sub>SU;STA</sub>		0.6	-	-		
Start condition hold time	t <sub>HD;STA</sub>		0.6	-	-	us	
Stop condition setup time	t <sub>SU;STO</sub>		0.6	-	-		
Bus free time between stop and start	t <sub>BUF</sub>		1.3	-	-		
Data valid time	t <sub>VD;DAT</sub>		-	-	0.9		
Data valid acknowledge time	t <sub>VD;ACK</sub>		-	-	0.9		
Rise time of SCL and SDA	t <sub>R400</sub>	Load ≤ 400pF	20	-	300	ns	
Fall time of SCL and SDA	t <sub>F400</sub>	Load ≤ 400pF	20*( VPULL /5.5)	-	300	ns	
Input glitch suppression	t <sub>SP</sub>	Note 1	-	-	50	ns	

Note 1: Minimum glitch amplitude is 0.7V<sub>DD</sub> at High level and Maximum 0.3V<sub>DD</sub> at Low level.

#### **Table 7: I2C Timing Specifications**



## 3. Proximity Sensing Interface

### 3.1. Introduction

The purpose of the proximity sensing interface is to detect when a conductive object (usually a body part i.e. finger, palm, face, etc.) is in the proximity of the system. Note that proximity sensing can be done through the air or through a solid (typically plastic) overlay (also called "touch" sensing).

The chip's proximity sensing interface is based on capacitive sensing technology. An overview is given the in figure below.




Figure 4: Proximity Sensing Interface Overview

- The sensor can be a simple copper area on a PCB or FPC for example. Its capacitance (to ground) will vary when a conductive object is moving in its proximity.
- ❖ The optional shield can also be a simple copper area on a PCB or FPC below/under/around the sensor. It is used to protect the sensor against potential surrounding noise sources and improve its global performance. It also brings directivity to the sensing, for example sensing objects approaching from top only.
- ❖ The analog front-end (AFE) performs the raw sensor's capacitance measurement and converts it into a digital value. It also controls the shield.
- The digital processing block computes the raw capacitance measurement from the AFE and extracts a binary information PROXSTAT corresponding to the proximity status, i.e. object is "Far" or "Close". It also triggers AFE operations (compensation, etc).

### 3.2. Scan Period

To save power and since the proximity event is slow by nature, the chip will awake regularly at every programmed scan period (SCANPERIOD) to first sense sequentially each of the enabled phases (PHEN) and then process new proximity samples/info. The chip will be in idle mode most of the time. This is illustrated in figure below.




Figure 5: Proximity Sensing Sequencing

The sensing and processing durations vary with the number of phases enabled, the sampling frequency, the resolution programmed, etc. During the Idle state, the chip's analog circuits are turned off. Upon expiry of the idle timer, a new scan period cycle begins.

The scan period determines the minimum reaction time (actual/final reaction time also depends on debounce and filtering settings) and can be programmed from typ. 2ms to 4s.

## 3.3. Analog Front-End (AFE)

#### 3.3.1. Capacitive Sensing Basics

Capacitive sensing is the art of measuring a small variation of capacitance in a noisy environment. As mentioned above, the chip's proximity sensing interface is based on capacitive sensing technology. In order to illustrate some of the user choices and compromises required when using this technology it is useful to understand its basic principles.

To illustrate the principle of capacitive sensing we will use the simplest implementation where the sensor is a copper plate on a PCB.

The figure below shows a cross-section and top view of a typical capacitive sensing implementation. The sensor connected to the chip is a simple copper area on top layer of the PCB. It is usually surrounded (shielded) by ground for noise immunity (shield function) but also indirectly couples via the ground areas of the rest of the system (PCB ground traces/planes, housing, etc). For obvious reasons (design, isolation, robustness ...) the sensor is stacked behind an overlay which is usually integrated in the housing of the complete system.




Figure 6: Typical Capacitive Sensing Implementation

When the conductive object to be detected (finger/palm/face, etc) is not present, the sensor only sees an inherent capacitance value  $C_{Env}$  created by its electrical field's interaction with the environment, in particular with ground areas.

When the conductive object (finger/palm/face, etc) approaches, the electrical field around the sensor will be modified and the total capacitance seen by the sensor increased by the user capacitance C<sub>User</sub>. This phenomenon is illustrated in the figure below.




Figure 7: Proximity Effect on Electrical Field and Sensor Capacitance

The challenge of capacitive sensing is to detect this relatively small variation of  $C_{Sensor}$  ( $C_{User}$  usually contributes for a few percent only) and differentiate it from environmental noise ( $C_{Env}$  also slowly varies together with the environment characteristics like temperature, etc). For this purpose, the chip integrates an auto offset compensation mechanism which dynamically monitors and removes the  $C_{Env}$  component to extract and process  $C_{User}$  only.

In first order, CUser can be estimated by the formula below:

$$C_{User} = \frac{\varepsilon_{_{\theta}} \cdot \varepsilon_{_{r}} \cdot A}{d}$$

A is the common area between the two electrodes hence the common area between the user's finger/palm/face and the sensor.

*d* is the distance between the two electrodes hence the proximity distance between the user and the system.

 $\varepsilon_{_{_{0}}}$  is the free space permittivity and is equal to 8.85 10e-12 F/m (constant)

 $\mathcal{E}_r$  is the dielectric relative permittivity.

Typical permittivity of some common materials is given in the table below.

Material	Typical $arepsilon_r$
Glass	8
FR4	5
Acrylic Glass	3
Wood	2
Air	1

Table 8: Typical Permittivity of Some Common Materials

From the discussions above we can conclude that the most robust and efficient design will be the one that minimizes  $C_{Env}$  value and variations while improving  $C_{User}$ .

### 3.3.2. AFE Block-Diagram




Figure 8: Analog Front-End Block Diagram

#### 3.3.3. Capacitance-to-Voltage Conversion (C-to-V)

The sensitivity of the interface is determined mainly by AGAIN parameter.

FREQ defines the operating frequency of the interface.

#### 3.3.4. Shield Control

When not being measured, any CSIOx pin can be used as a shield.

Rev. 1.2

### 3.3.5. Offset Compensation

Offset compensation consists of performing a one-time measurement of  $C_{\text{Env}}$  and subtracting it from the total capacitance  $C_{\text{Sensor}}$  in order to feed the ADC with the closest contribution of  $C_{\text{User}}$  only.




Figure 9: Offset Compensation Block Diagram

The ADC input C<sub>User</sub> is the total capacitance C<sub>Sensor</sub> to which C<sub>Env</sub> is subtracted.

There are three main compensation sources which are illustrated in the figure below. When set to 1, COMPSTAT will only be reset once the compensation is completed.




Figure 10: Main Compensation Request Sources

- PHEN: a compensation is automatically requested for a measurement phase on the rising edge of its PHEN bit (needs extra activation command if all PHEN were set to 0).
- <u>I2C:</u> a compensation for one or more phases (enabled thru COMPEN) can be manually requested anytime by the host through I2C interface by issuing the compensation command.
- <u>AVGTHRESH:</u> a compensation for the relevant phase only (or for all, depending on AVGCOMPMETHOD), can
  be automatically requested if it is detected that C<sub>Env</sub> has drifted beyond a predefined range programmed by the
  host.

Note that when compensation occurs, PROXDIFF is reset and hence all compensated phases' PROXSTAT flags turn OFF (i.e. no proximity detected) independently from the user's potential actual presence (except if start-up detection is enabled).

## 3.3.6. Analog-to-Digital Conversion (ADC)

An ADC is used to convert the analog capacitance information into a digital word PROXADC.

## 3.4. Digital Processing

#### 3.4.1. Overview

The main purpose of the digital processing block is to convert the raw capacitance information coming from the AFE (PROXADC) into a robust and reliable digital flag (PROXSTAT) indicating if something is within range of the proximity sensor(s).

The offset compensation performed in the AFE is a one-time measurement. However, the environment capacitance  $C_{\text{Env}}$  may vary with time (temperature, nearby objects, etc). Hence, in order to get the best estimation of  $C_{\text{User}}$  (PROXDIFF), the digital processing block dynamically tracks and subtracts  $C_{\text{Env}}$  variations. This is performed by filtering PROXUSEFUL to extract its slow variations (PROXAVG).

PROXDIFF is then compared to user programmable threshold (PROXTHRESH) to extract PROXSTAT flag.




Figure 11: Digital Processing Block Diagram

The digital processor sequence (for all enabled phases) is illustrated in figure below. At every scan period wake-up, the block updates sequentially PROXADC, PROXUSEFUL, PROXAVG, PROXDIFF and PROXSTAT before going back to Idle mode.




Figure 12: Digital Processor Sequence

The digital processing block also updates COMPSTAT (set when compensation is currently pending execution or completion).

### 3.4.2.PROXADC Update

PROXADC update consists mainly of starting the AFE and waiting for the new PROXADC values (one for each phase) to be ready. If compensation was pending it is performed first.




Figure 13: PROXADC Update

Note that PROXADC is not available in the "Main Data Readback" section of the registers. If needed, it can be observed by reading PROXUSEFUL while both ADC and RAW filters are disabled.

#### 3.4.3. PROXUSEFUL Update

PROXUSEFUL update consists of filtering PROXADC, using both ADC and RAW filters, to remove its high frequencies components (system noise, interferer, etc) and extract only user activity (few Hz max) and slow environment changes.




Figure 14: PROXUSEFUL Update

Please refer to the application notes for further details.

#### 3.4.4.PROXAVG Update

PROXAVG update consists of averaging PROXUSEFUL, using both USE and AVG filters, to ignore its "fast" variations (i.e. user finger/palm/hand) and extract only the very slow variations of environment capacitance C<sub>Env</sub>.




Figure 15: PROXAVG Update

Please refer to the application notes for further details.

### 3.4.5. PROXDIFF Update

PROXDIFF update consists of the complementary operation i.e. subtracting PROXAVG to PROXUSEFUL to ignore slow capacitances variations ( $C_{Env}$ ) and extract only user related variations i.e.  $C_{User}$ .




Figure 16: PROXDIFF Update

#### 3.4.6. PROXSTAT Update

PROXSTAT update consists mainly of taking PROXDIFF information (C<sub>User</sub>), comparing it with a user programmable threshold PROXTHRESH and finally updating PROXSTAT accordingly. When PROXSTAT=1, PROXAVG is typically frozen to prevent the user proximity signal from being absorbed into C<sub>Env</sub>.




Figure 17: PROXSTAT Update

Please refer to the application notes for further details.

## 3.5. Host Operation

An interrupt can be triggered when the user is detected as "close" (in range), detected as "far" (out of range), or both (CLOSEANYIRQEN, FARANYIRQEN).




Figure 18: Proximity Sensing Host Operation (Monitoring Close/Far Events)

An interrupt can also be triggered at the end of each scan period's conversion, indicating to the host when the proximity sensing block is running (CONVDONEIRQEN). This may be used by the host to synchronize noisy system operations or to read phase data (PROXUSEFUL, PROXAVG, and PROXDIFF) synchronously for monitoring purposes.




Figure 19: Proximity Sensing Host Operation (Monitoring Conversion Events)

Besides the two examples above, the interrupt can be mapped to many different status bits to accommodate application needs, Cf. register map for the details.

## 3.6. Operational Modes

#### 3.6.1. Active

Active mode uses fixed and typically short scan periods. All phases can share the same Active scan period (SCANPERIOD) or use different ones as needed (SCANFACTOR\_PHx).

#### 3.6.2. Doze

In some applications, the reaction/sensing time needs to be fast when the user is present (proximity detected), but can be slow when no detection has occurred for some time.

The Doze mode, when enabled (DOZEPERIOD), allows the chip to automatically switch between a fast scan period (SCANPERIOD) during proximity detection (by any of the enabled phase) and a slow scan period (DOZEPERIOD) when no proximity is detected. This enables lower average power consumption at the expense of longer reaction times.

After proximity is detected (by any of the enabled phases), the chip will automatically switch to Active mode. And conversely when proximity is not detected anymore (by none of the enable phases), it will automatically switch to Doze mode.

#### 3.6.3. Sleep

Sleep mode can be entered by disabling all phases (PHEN=0). It places the chip in its lowest power mode, with scanning completely disabled and idle period set to continuous. In this mode, only the I2C serial bus is active. Enabling any phase (PHEN) and sending activation command will make the chip leave Sleep mode (for Doze if enabled, else Active mode).

Additionally, Sleep mode can also be entered by using pause feature. But unlike using PHEN, exiting Sleep mode thru unpause will not generate any compensation.

## 4. I2C Interface

### 4.1. Introduction

The I2C implemented on the chip and used by the host to interact with it is targeted to comply with:

- Standard (100kb/s) and Fast (400kb/s) modes.
- Slave mode
- 7-bit address
  - Default is 0x28 (b0101000)
  - Bit 2 will be set if CSIO2 is grounded during reset (power-up or software).
     Important: While CSIO2 is externally grounded, it must be programmed in such a way that it's always set to GND or HZ from the chip.
  - Bits1-0 can be changed thru NVM if needed (please contact your Semtech representative for more information)

The host can use the I2C to read and write data at any time, and these changes are effective immediately. Therefore the user may have to disable/enable phases(s) or perform a compensation for the new settings to apply properly.

### 4.2. I2C Read/Write Format

The format of the I2C write and read are given in the figure below. Note that register address is 16-bit and register data is 32-bit.




Figure 20: I2C Read/Write Format

The register address is automatically incremented (by 4) when successive register data is supplied (WD1...WDn) or retrieved (RD1...RDn) by the master.

## 5. Reset

## 5.1. Power-Up

During a power-up condition, the NIRQ output is (typ.) HIGH until  $V_{DD}$  has met its minimum input voltage requirements and a  $T_{POR}$  time has expired upon which, NIRQ asserts to a LOW condition indicating that the chip is ready. If needed, the host can perform an I2C read of RegHostIrgSrc to clear this NIRQ status.




Figure 21: Power-up vs. NIRQ

### 5.2. Software Reset

The host can also perform a reset anytime by writing 0xDE into RegReset. The NIRQ output will be asserted when the chip is ready and if needed the host can perform an I2C read to clear this NIRQ status.




Figure 22: Software Reset

# 6. Interrupt

# 6.1. Assertion and Clearing

Except for Reset, the interrupt pin can be asserted once per scan period at the end of the processing phase. It will be automatically cleared after the host performs a read of RegHostIrqSrc (which content will be cleared as well).

# 7. Registers

The registers below allow the user to do full parameter customization and their values must be set in accordance with the latest application notes available (please contact your Semtech representative).

Please note the following:

- a) Addresses not listed are reserved and should not be written.
- b) Reserved bits should be left to their default value unless otherwise specified.
- c) Unless stated otherwise and when applicable, default values can be considered to be typical ones.

Addr	Name	Variable	Bits	RW	Default	Description
(hex)	Name					Description
4000	D 11 11 0			t and P	ause Control	
4000	RegHostIrqSrc	Reserved	31:8	J	h000000	Description of a comparate trans
		RESETIRQ	7	R	b1	Reset interrupt source status
		OLOGEANI/IDO		J	I- 0	(i.e. reset occurred).
		CLOSEANYIRQ	6	R	b0	Close interrupt source status
		FARANYIRQ	-	R	b0	(i.e. any PROXSTAT rising edge).
		FARANTIRQ	5	ĸ	υd	Far interrupt source status (i.e. any PROXSTAT falling edge).
		COMPDONEIRQ	4	R	b0	Compensation interrupt source status
		JOINI BOIVEING	•		50	(i.e. any COMPSTAT falling edge).
		CONVDONEIRQ	3	R	b0	Conversion interrupt source status
					-	(i.e. CONVSTAT falling edge).
		PROG2IRQ	2	R	b0	As defined by PROG2IRQCFG.
		PROG1IRQ	1	R	b0	As defined by PROG1IRQCFG.
		PROG0IRQ	0	R	b0	As defined by PROG0IRQCFG.
4004	RegHostIrqMsk	Reserved	31:7		h0000000	
		CLOSEANYIRQEN	6	RW	b1	Enables the close interrupt (any).
		FARANYIRQEN	5	RW	b1	Enables the far interrupt (any).
		COMPDONEIRQEN	4	RW	b0	Enables the compensation interrupt.
		CONVDONEIRQEN	3	RW	b0	Enables the conversion interrupt.
		PROG2IRQEN	2	RW	b0	Enables the PROG2 interrupt.
		PROG1IRQEN	1	RW	b0	Enables the PROG1 interrupt.
		PROG0IRQEN	0	RW	b0	Enables the PROG0 interrupt.
4008	RegHostIrqCtrl	Reserved	31:8		h000000	·
		Reserved	7:6		b00	
		HOSTIRQPOLARITY	5	RW	b0	Defines the interrupt pin polarity:
						b0: Active Low
						b1: Active High
						Only applies when HOSTIRQFUNCTION=b0.
		Reserved	4		b0	
		HOSTIRQFUNCTION	3	RW	b0	Disables the interrupt function:
						b0: On
		DALICEIDOEN		DVA	I- O	b1: Off
		PAUSEIRQEN	2	RW	b0	Enables pause function via interrupt: b0: Off
						b1: On, the chip will pause when it sets the interrupt
						pin active
						Only applies when HOSTIRQFUNCTION=b0.
						Note that before going to Sleep(pause) mode, any
						pending scan period measurements are completed
						(unlike PHEN).
						Also, no compensation is performed when
						Sleep(pause) mode is exited (unlike PHEN).
		Reserved	1:0		b00	
4010	RegPauseStat	Reserved	31:1		h00000000	
		PAUSESTAT	0	RW	b0	When set, indicates that the chip is currently in Sleep(pause) mode.
4054	RegAfeCtrl	Reserved	31:0		h0400	[ \( \langle \cdot
	3					

			Miscellaneous   31:7									
41C4	Regl2cAddr	Reserved	31:7		h0000000							
		I2CADDR		R		Indicates the current I2C address.						
4240	RegReset	Reserved	31:8		h000000							
		SOFTRESET	7:0	W	h00	Writing hDE resets the chip.						
4280	RegCmd	Reserved	31:4		h0000000							
		COMMAND	3:0	RW	b0000	Writing the following values triggers the						
						corresponding command: b1111: Enables the phases specified by PHEN						
						b1100: Exits Sleep(pause) mode						
						RegTopStat0 to ensure that COMMANDBUSY=0.						
4284	RegTopStat0	Reserved	_									
		COMMANDBUSY	0	RW	bU							
			Din	s Confi	guration	pending initialization.						
42C0	RegPinCfg	Reserved		5 001111								
.200	59519	PINCFGOUTEN	19:14	RW		Enables the output function of the pin:						
						b0: Off						
						b1: On						
				When issuing any subsequent COMMAND, read RegTopStat0 to ensure that COMMANDBUSY=0.  31:1 h0000000  0 RW b0 When set, indicates that a command is currently pending initialization.  Pins Configuration  31:20 h080  19:14 RW b000000 Enables the output function of the pin: b0: Off								
		Reserved	13:12		b00	by Regaler III IIX.						
		Reserved										
		PINCFGDRIVE		RW	b00000	Defines the drive type of the corresponding pin:						
						b0: Open-drain						
		Reserved	F.0		h000000	(1.1101.00012.11.01).						
42C4	RegPinDout	Reserved										
4204	rtegi ilibout	PINDOUT		RW		Defines the static output level of the corresponding						
		1 IIIDOO1	0.0	1000	DITTI							
						b0: Low						
						corresponding pin is set as output (PINCFGOUTEN=b1).						
			Ch	in Info	rmation	(I INOI GOUTLIN-DT).						
42D8	RegInfo	Reserved	31:16		h0000							
3	. 3	WHOAMI	15:8	R	h38	Chip Identification Number.						
		REVISION	7:0	R	h17	Chip Revision.						
				Status								
8000	RegStat0	Reserved	31:30		b00							
		PROXSTAT	29:24	R	p000000	Indicates if proximity is currently being detected for						
						corresponding phase (i.e. set when phase's						
						PROXDIFF value is above detection threshold, Cf.						
						FARCOND for clearing). [29:24]=[PH5, PH4, PH3, PH2, PH1, PH0]						
		Reserved	23:22		b00	[20.27] [1110,1117,1110,1112,1111,1110]						
		TABLESTAT	21:16	R	b000000	When PROXSTAT=b1, indicates if the object						
				``	200000	detected by the current phase is currently being						
						recognized as a table (i.e. sensor within						
		+	•			· · · · · · · · · · · · · · · · · · ·						

						TABLETHRESH_PHx; HYST_PHx and
						CLOSE/FARDEB_PHx apply).
						When PROXSTAT=b0, forced to b0.
						[21:16]=[PH5, PH4, PH3, PH2, PH1, PH0]
		Reserved	15:14		b00	
		BODYSTAT	13:8	R	b000000	When PROXSTAT=b1, indicates if the object
		BOBTOTAL	10.0	11	5000000	detected by the current phase is currently being
						recognized as a human body (i.e. phase exceeds
						BODYTHRESH_PHx, HYST_PHx and
						CLOSE/FARDEB_PHx apply). When
						PROXSTAT=b0, forced to b0.
						[13:8]=[PH5, PH4, PH3, PH2, PH1, PH0]
		Reserved	7:0		h00	
8004	RegStat1	Reserved	31:30		b00	
		Reserved	29:24		b000000	
		Reserved	23:22		b00	
		COMPSTAT	21:16	R	b000000	Indicates if compensation is currently
		COM CIAN	21.10		5000000	pending/running for the corresponding phase.
						[21:16]=[PH5, PH4, PH3, PH2, PH1, PH0]
		Reserved	15:14		b00	[21.10]-[1110,1114,1110,1112,1111,1110]
				Г		Indicates if acturation /i a Hasful
		SATSTAT	13:8	R	b000000	Indicates if saturation (i.e. Useful exceeds
						SATTHRESH_PHx) is currently being detected for
						the corresponding phase.
						[13:8] = [PH5, PH4, PH3, PH2, PH1, PH0]
						Note that flag is not automatically cleared when
						feature is disabled.
		CONVSTAT	7	R	b0	Indicates if new data is currently being measured (set
						between the beginning of a scanperiod and the end
						of the last phase measurement).
		Reserved	6:1		b000000	,
		PROXSTATANY	0	R	b0	Indicates if any of the PROXSTAT bits is currently
						set.
						330
800C	RealraCfa0					
800C	ReglrqCfg0					
800C	ReglrqCfg0	Poponied	21.22		h0000000	
800C	ReglrqCfg0	Reserved	31:23		b00000000	
800C	ReglrqCfg0			DW	0	
800C	ReglrqCfg0	Reserved  COMPSATIRQDIS	31:23	RW	_	Disables Compensation interrupt (COMPSTAT not
800C	ReglrqCfg0	COMPSATIRQDIS	22		0 b0	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.
800C	ReglrqCfg0			RW	0	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ:
800C	ReglrqCfg0	COMPSATIRQDIS	22		0 b0	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling
800C	ReglrqCfg0	COMPSATIRQDIS	22		0 b0	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge
800C	ReglrqCfg0	COMPSATIRQDIS	22		0 b0	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved
800C	ReglrqCfg0	COMPSATIRQDIS	22		0 b0	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge
800C	RegIrqCfg0	COMPSATIRQDIS	22		0 b0	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved
800C	RegIrqCfg0	COMPSATIRQDIS	22 21:20		0 b0	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge
800C	ReglrqCfg0	COMPSATIRQDIS  PROG2IRQCFG  Reserved	22 21:20 19:18	RW	0 b0 b00	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved
800C	ReglrqCfg0	COMPSATIRQDIS PROG2IRQCFG	22 21:20	RW	0 b0	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ:
800C	ReglrqCfg0	COMPSATIRQDIS  PROG2IRQCFG  Reserved	22 21:20 19:18	RW	0 b0 b00	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved
800C	ReglrqCfg0	COMPSATIRQDIS  PROG2IRQCFG  Reserved	22 21:20 19:18	RW	0 b0 b00	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge
800C	ReglrqCfg0	COMPSATIRQDIS  PROG2IRQCFG  Reserved PROG0IRQCFG	22 21:20 19:18 17:16	RW	0 b0 b00 b00	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved
800C	ReglrqCfg0	COMPSATIRQDIS  PROG2IRQCFG  Reserved	22 21:20 19:18	RW	0 b0 b00	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge
800C	ReglrqCfg0	COMPSATIRQDIS  PROG2IRQCFG  Reserved PROG0IRQCFG	22 21:20 19:18 17:16	RW	0 b0 b00 b00	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge
800C	ReglrqCfg0	COMPSATIRQDIS  PROG2IRQCFG  Reserved PROG0IRQCFG  Reserved	22 21:20 19:18 17:16	RW	0 b0 b00 b00 h0000	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge
		COMPSATIRQDIS  PROG2IRQCFG  Reserved PROG0IRQCFG  Reserved	22 21:20 19:18 17:16 15:0	RW RW	0 b0 b00 b00 b00 h0000	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge b11: Reserved
800C	RegIrqCfg0  RegScanPeriod	COMPSATIRQDIS  PROG2IRQCFG  Reserved PROG0IRQCFG  Reserved	22 21:20 19:18 17:16	RW	0 b0 b00 b00 h0000	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge b11: Reserved
		COMPSATIRQDIS  PROG2IRQCFG  Reserved PROG0IRQCFG  Reserved	22 21:20 19:18 17:16 15:0	RW RW	0 b0 b00 b00 b00 h0000	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge b11: Reserved  Defines the scan period factor for phase 0: b00: 1x SCANPERIOD
		COMPSATIRQDIS  PROG2IRQCFG  Reserved PROG0IRQCFG  Reserved	22 21:20 19:18 17:16 15:0	RW RW	0 b0 b00 b00 b00 h0000	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge b11: Reserved  Defines the scan period factor for phase 0: b00: 1x SCANPERIOD b01: 4x SCANPERIOD
		COMPSATIRQDIS  PROG2IRQCFG  Reserved PROG0IRQCFG  Reserved	22 21:20 19:18 17:16 15:0	RW RW	0 b0 b00 b00 b00 h0000	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge b11: Reserved  Defines the scan period factor for phase 0: b00: 1x SCANPERIOD b01: 4x SCANPERIOD b10: 8x SCANPERIOD
		COMPSATIRQDIS PROG2IRQCFG  Reserved PROG0IRQCFG  Reserved  SCANFACTOR_PH0	22 21:20 19:18 17:16 15:0 Analog 31:30	RW RW Front-	0 b0 b00 b00 b00 h0000	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge b11: Reserved  Defines the scan period factor for phase 0: b00: 1x SCANPERIOD b01: 4x SCANPERIOD b10: 8x SCANPERIOD b11: 16x SCANPERIOD
		COMPSATIRQDIS  PROG2IRQCFG  Reserved PROG0IRQCFG  Reserved	22 21:20 19:18 17:16 15:0	RW RW Front-	0 b0 b00 b00 b00 h0000	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge b11: Reserved  Defines the scan period factor for phase 0: b00: 1x SCANPERIOD b01: 4x SCANPERIOD b10: 8x SCANPERIOD
		COMPSATIRQDIS PROG2IRQCFG  Reserved PROG0IRQCFG  Reserved  SCANFACTOR_PH0	22 21:20 19:18 17:16 15:0 Analog 31:30	RW RW Front- RW	0 b0 b00 b00 b00 h0000	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge b11: Reserved  Defines the scan period factor for phase 0: b00: 1x SCANPERIOD b01: 4x SCANPERIOD b10: 8x SCANPERIOD b11: 16x SCANPERIOD Same as SCANFACTOR_PH0 for phase 1.
		COMPSATIRQDIS  PROG2IRQCFG  Reserved  PROG0IRQCFG  Reserved  SCANFACTOR_PH0  SCANFACTOR_PH1 SCANFACTOR_PH2	22 21:20 19:18 17:16 15:0 Analog 31:30	RW RW RW RW	0 b0 b00 b00 b00 h0000 End Control b00	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge b11: Reserved  Defines the scan period factor for phase 0: b00: 1x SCANPERIOD b01: 4x SCANPERIOD b10: 8x SCANPERIOD b11: 16x SCANPERIOD Same as SCANFACTOR_PH0 for phase 1. Same as SCANFACTOR_PH0 for phase 2.
		COMPSATIRQDIS  PROG2IRQCFG  Reserved  PROG0IRQCFG  Reserved  SCANFACTOR_PH0  SCANFACTOR_PH1 SCANFACTOR_PH2 SCANFACTOR_PH3	22 21:20 19:18 17:16 15:0 Analog 31:30 29:28 27:26 25:24	RW RW -Front- RW RW RW RW	0 b0 b00 b00 b00 h0000 b00 b00 b00	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge b11: Reserved  Defines the scan period factor for phase 0: b00: 1x SCANPERIOD b01: 4x SCANPERIOD b10: 8x SCANPERIOD b11: 16x SCANPERIOD Same as SCANFACTOR_PH0 for phase 1. Same as SCANFACTOR_PH0 for phase 3.
		COMPSATIRQDIS  PROG2IRQCFG  Reserved  PROG0IRQCFG  Reserved  SCANFACTOR_PH0  SCANFACTOR_PH1 SCANFACTOR_PH2	22 21:20 19:18 17:16 15:0 Analog 31:30	RW RW RW RW	0 b0 b00 b00 b00 h0000 End Control b00	Disables Compensation interrupt (COMPSTAT not cleared) if PROXOFFSET is saturated.  Defines the source of PROG2IRQ: b00: Any BODYSTAT/TABLESTAT rising or falling edge b01: Reserved b10: CONVSTAT falling edge b11: Reserved  Defines the source of PROG0IRQ: b0x: Reserved b10: Any SATSTAT rising or falling edge b11: Reserved  Defines the scan period factor for phase 0: b00: 1x SCANPERIOD b01: 4x SCANPERIOD b10: 8x SCANPERIOD b11: 16x SCANPERIOD Same as SCANFACTOR_PH0 for phase 1. Same as SCANFACTOR_PH0 for phase 2.

		Reserved	19:11		h000	
		SCANPERIOD	10:0	RW	h32	Defines the Active scan period: h00: Reserved Else: SCANPERIOD*(8192/FOsc) (corresponds approximately to SCANPERIOD*2ms) Default value is ~102 ms. Cf. FOsc/FTrim/FTemp/FVDD in electrical specifications. Note that SCANPERIOD should always be set higher than total sensing+processing time (i.e. CONVSTAT duration).
8020	RegGnrlCtrl2	Reserved	31:22		h000	
		COMPEN	21:16	RW	ь000000	Defines the phases to compensate when the host sends compensation command: b0: Off b1: On [21:16] = [PH5, PH4, PH3, PH2, PH1, PH0]
		Reserved	15:10		b000000	
		DOZEPERIOD	9:8	RW	b00	Enables Doze mode and defines its scan period: b00: Off b01: 4x SCANPERIOD b10: 8x SCANPERIOD b11: 16x SCANPERIOD Note that this setting applies to all phases and doze period will automatically clamp to ~4s max.
		Reserved	7:6		b00	
		PHEN	5:0	RW	ь000000	Enables sensing/measurement phases: b0: Off b1: On [5:0] = [PH5, PH4, PH3, PH2, PH1, PH0] When any PHEN bit is set a compensation is automatically performed for that phase. Note that changing PHEN from b000000 to any other value will not start sensing until the proper command is sent (see RegCmd).
8024	RegAfeParamsPh0		31:30		b00	
		RINT_PH0  RESFILTIN_PH0	27:24	RW	b11 b0000	Defines the internal compensation resistor for phase 0: b00: RINTUNIT (~125 $\Omega$ ) b01: RINTUNIT *2 (~250 $\Omega$ ) b10: RINTUNIT *8 (~1k $\Omega$ ) b11: RINTUNIT *16 (~2k $\Omega$ ) Cf. RINTUNIT in electrical specifications.  Defines the pre-charge input resistor for phase 0: b0000: 0/Off b0001: RFILTINUNIT (~2 k $\Omega$ ) b0010: RFILTINUNIT *2 (~4 k $\Omega$ ) b0010: RFILTINUNIT *3 (~6 k $\Omega$ ) b0100: RFILTINUNIT *4 (~8 k $\Omega$ ) b0101: RFILTINUNIT *5 (~10 k $\Omega$ ) b0111: RFILTINUNIT *6 (~12 k $\Omega$ ) b0111: RFILTINUNIT *7 (~14 k $\Omega$ ) b0111: RFILTINUNIT *7 (~14 k $\Omega$ ) b1000: RFILTINUNIT *8 (~16 k $\Omega$ )
		Reserved	23:12		h000	b1001: RFILTINUNIT *9 (~18 kΩ) b1010: RFILTINUNIT *10 (~20 kΩ) b1011: RFILTINUNIT *11 (~22 kΩ) b1100: RFILTINUNIT *12 (~24 kΩ) b1101: RFILTINUNIT *13 (~26 kΩ) b1110: RFILTINUNIT *14 (~28 kΩ) b1111: RFILTINUNIT *15 (~30 kΩ) Cf. RFILTINUNIT in electrical specifications.
		AGAIN PH0	11:9	RW	b010	Defines the analog range for phase 0:
						b000: CRANGEUNIT *10 (+/- ~5.5 pF)

BODIT: CRANGEUNT **12 (**) -6.06 pF)	BO10: CRANGEURIT 13 (+/6.6 pF)							
B011: CRANGEURT *15 (*-7-16 pF) b100: CRANGEURT *15 (*-7-16 pF) b101: CRANGEURT *15 (*-8.25 pF) b101: CRANGEURT *16 (*-8.25 pF) b101: CRANGEURT *17 (*-9.35 pF) b101: CRANGEURT *17 (*-9.35 pF) b101: CRANGEURT *17 (*-9.35 pF) b11: CRANGEURT *17 (*-9.35 pF) b11: CRANGEURT *17 (*-9.39 pF) b11: CRANGEURT *18 (*-	B011: CRANGEUNT *15 (*-7-7.16 pf) b100: CRANGEUNT *15 (*-7-7.16 pf) b101: CRANGEUNT *15 (*-7-8.8 pf) b101: CRANGEUNT *17 (*-7-9.35 pf) b101: CRANGEUNT *17 (*-7-9.35 pf) b11: CRANGEUNT *17 (*-7-9.35 pf) b11: CRANGEUNT *17 (*-7-9.35 pf) b11: CRANGEUNT *18 (*-7-9.39 pf) b11: CRANGEUNT *18 (*-7-9.3							
B100: CRANGEUNT 116 (+V8.26 pF) b101: CRANGEUNT 136 (+V8.26 pF) b101: CRANGEUNT 136 (+V9.36 pF) b100: CRANGEUNT 136 (+V-9.36 pF) b100: CRANGEUNT								
B1011 CRANGEUNT *17 (** (** - 8.8 pF) b110: CRANGEUNT *17 (** - 9.9.5 pF) b1110: CRANGEUNT *18 (** - * - 9.9.5 pF) b1111: CRANGEUNT *18 (** - * - 9.9.5 pF) b1111: CRANGEUNT *18 (** - * - 9.9.5 pF) b1111: CRANGEUNT *18 (** - * - 9.9.5 pF) b1111: CRANGEUNT *18 (** - * - 9.9.5 pF) b1111: CRANGEUNT *18 (** - * - 9.9.5 pF) b1111: CRANGEUNT *18 (** - * - 9.9.5 pF) b1110: CRANGEUNT *18 (** - * - 9.9.5 pF) b1101: CRANGEUNT *18 (** - * - 9.9.5 pF) b1101: CRANGEUNT *18 (** - * - 9.9.5 pF) b1101: CRANGEUNT *18 (** - * - 9.9.5 pF) b1101: CRANGEUNT *18 (** - 9.9.5 pF) b1	B101: CRANGEURT **17 (**18 B)F*							
Reserved   8   b0   Defines the sampling frequency for phase 0: b0000: FOscific (~20 kHz) b000	B110: CRANGEUNT 178 (+/9-36 pF)							
Reserved	Reserved							
Reserved	Reserved							
Reserved   8	Reserved							
FREQ_PH0	FREQ_PH0			Reserved	8		bΩ	Of CRANGEONIT III electrical specifications.
D00000; FOscrif 6 (-250 kHz)	B00000   FOScride   C-250 kHz					RW		Defines the sampling frequency for phase 0:
	B00001: FOsc/24 (-76.66 F/kHz)			TTLEQ_TTIO	7.5	1744	511010	
	B00010; FOss/28 (-142,86 kHz)							
	B00011: FOss/24							
b001101: FOsci40								
b00111: FOsc/44 (-90.91 kHz)	B00111: F05e/34 ( -0.93.33 kHz)							
b01000: FOsc/48 (-83.33 kHz)	b01000: FOsc/48 (-83.33 kHz)							
B01001: FOSe/56 (~71.43 kHz)	b01001: FOSc/62 (-71.43 kHz)							
B01010: FOss/66 (-71.43 kHz)	B01010: FOsc/66 (-71.43 kHz)							
B01011: FOSc/60 (~62.50 Hz)	B01011: FOSc/66 (-62.50 Hz)							
Dil 10: FOsc/68 (-58.50 kHz)	B01100: FOSsc/88 (~58.82 kHz)							
Billio, Flosar/22 (-55.56 kHz)	B01110: FOse/76 (~52.58 kHz)							b01100: FOsc/64 (~62.50 kHz)
Biol111: FOsc/76 (-52.63 kHz) b10001: FOsc/80 (-50 kHz) b10001: FOsc/80 (-45.45 kHz) b10001: FOsc/88 (-45.45 kHz) b10010: FOsc/96 (-41.67 kHz) b10011: FOsc/104 (-38.46 kHz) b10010: FOsc/104 (-38.46 kHz) b10101: FOsc/104 (-38.46 kHz) b10101: FOsc/104 (-27.78 kHz) b10100: FOsc/144 (-27.78 kHz) b10101: FOsc/144 (-27.78 kHz) b10101: FOsc/144 (-27.78 kHz) b10101: FOsc/186 (-13.89 kHz) b11001: FOsc/228 (-11.36 kHz) b11001: FOsc/228 (-11.36 kHz) b11101: FOsc/3608 (-6.58 kHz) b11011: FOsc/3608 (-6.58 kHz) b11101: FOsc/3608 (-6.58 kHz) b11110: FOsc/36 (-4.63 kHz) b11111: FOsc/36 (-4.63 kHz) b1111: FOsc/36 (-4.63 kHz)	Birth   FOsc/76 ( -52.63 kHz)							b01101: FOsc/68 (~58.82 kHz)
Bi1000; F0sc/88 (-50.kHz)	Bi1000: FOsc/88 (-45.45 kHz)							
Bindon: Fosc/88 (~45.45 kHz)	Bi10001; Flose/88 (-45.45 kHz) b10101; Flose/98 (-41.67 kHz) b10011; Flose/98 (-41.67 kHz) b10011; Flose/104 (-38.46 kHz) b10101; Flose/104 (-38.46 kHz) b10101; Flose/104 (-38.46 kHz) b10101; Flose/104 (-27.78 kHz) b10101; Flose/104 (-27.78 kHz) b10101; Flose/104 (-27.78 kHz) b10101; Flose/104 (-27.78 kHz) b10101; Flose/106 (-25 kHz) b11000; Flose/224 (-17.86 kHz) b11000; Flose/224 (-17.86 kHz) b11001; Flose/224 (-17.86 kHz) b11101; Flose/608 (-6.83 kHz) b11101; Flose/608 (-6.83 kHz) b11101; Flose/608 (-6.83 kHz) b11101; Flose/608 (-6.58 kHz) b11101; Flose/608 (-6.58 kHz) b111101; Flose/608 (-6.58 kHz) b11111; Flose/608 (-6.58 kHz) b1111; Flose/608							
Bindonic Fosc/96 (~41.67 kHz)	Bi10010; FOsc/96 (-41.67 kHz) b10011; FOsc/104 (-38.46 kHz) b10010; FOsc/112 (-38.46 kHz) b10100; FOsc/112 (-35.71 kHz) b10100; FOsc/128 (-31.25 kHz) b10101; FOsc/124 (-27.78 kHz) b10101; FOsc/124 (-27.78 kHz) b10101; FOsc/124 (-27.78 kHz) b11011; FOsc/124 (-27.78 kHz) b11001; FOsc/124 (-29.83 kHz) b11001; FOsc/124 (-17.86 kHz) b11001; FOsc/224 (-17.86 kHz) b11001; FOsc/238 (-33.89 kHz) b11010; FOsc/352 (-41.36 kHz) b11010; FOsc/352 (-41.36 kHz) b11010; FOsc/3608 (-6.58 kHz) b11101; FOsc/3608 (-6.58 kHz) b11101; FOsc/3608 (-6.58 kHz) b11101; FOsc/3608 (-4.63 kHz) b11101; FOsc/3608 (-4.63 kHz) b11110; FOsc/3608 (-4.63 kHz) b11110; FOsc/3608 (-4.63 kHz) b11111; FOSc/3668 (-4.63 kHz) b11111; FOSc/3668 (-4.63 kHz) b11111; FOSc/3684 (-4.63 kHz) b1111; FOSC							
B	Bin0011: FOsc/104 (~38.46 kHz) bin100: FOsc/112 (~35.71 kHz) bin1011: FOsc/128 (~31.25 kHz) bin1011: FOsc/144 (~27.78 kHz) bin1011: FOsc/144 (~27.78 kHz) bin1011: FOsc/146 (~25 kHz) bin100: FOsc/24 (~17.86 kHz) bin100: FOsc/28 (~17.86 kHz) bin100: FOsc/288 (~13.89 kHz) bin1011: FOsc/362 (~11.36 kHz) bin101: FOsc/362 (~11.36 kHz) bin101: FOsc/3608 (~6.58 kHz) bin101: FOsc/3608 (~6.58 kHz) bin1101: FOsc/3608 (~6.58 kHz) bin111: FOsc/36608 (~6.54 kHz) bin111: FOsc/36608 (~6.54 kHz) bin111: FOsc/364 (~4.63 kHz) bin111: FOsc/36608 (~6.54 kHz) bin111: FOsc							
Bit	Biol100i: FOsc/128 (~31.25 kHz)							
Bid10101; FOsc/128 (~31.25 kHz) b101101; FOsc/144 (~27.78 kHz) b101111; FOsc/160 (~25 kHz) b10111; FOsc/160 (~25 kHz) b11001; FOsc/192 (~20.83 kHz) b11001; FOsc/228 (~13.89 kHz) b11001; FOsc/228 (~13.89 kHz) b11001; FOsc/288 (~13.89 kHz) b11011; FOsc/380 (~8.38 kHz) b11011; FOsc/380 (~6.38 kHz) b11101; FOsc/480 (~8.38 kHz) b11110; FOsc/480 (~6.38 kHz) b111111; FOsc/364 (~4.68 kHz) b11111; FOsc/364 (~4.68 kHz) b1111; FOsc/364 (~5.48 kHz) b1111; FOsc/364 (~6.58 kHz) b1111; FOsc/364	B10101: FOsc/128 (~31.25 kHz)							
Bi01110: FOsc/144 (~27.78 kHz)	B10110: FOsc/144 (~27.78 kHz)							
Binding   Bind	Bi0111: FOsc/160 (~25 kHz)							
Billoon: FOsc/192 (~20.83 kHz) billoon: FOsc/224 (~17.86 kHz) billoon: FOsc/224 (~17.86 kHz) billoon: FOsc/224 (~17.86 kHz) billoon: FOsc/2352 (~11.36 kHz) billoon: FOsc/480 (~3.83 kHz) billoon: FOsc/480 (~8.33 kHz) billoon: FOsc/480 (~8.33 kHz) billoon: FOsc/480 (~6.58 kHz) billoon: FOsc/6364 (~4.63 kHz) b	Billion: FOsc/192 (~20.83 kHz)							
B	B11001: FOsc/224							,
B11010: FOsc/288 (~13.89 kHz)	B01010: FOsc/288 (~13.88 kHz) b11011: FOsc/352 (~11.36 kHz) b11101: FOsc/480 (~8.33 kHz) b11101: FOsc/608 (~8.33 kHz) b11101: FOsc/608 (~6.58 kHz) b11110: FOsc/608 (~6.58 kHz) b11110: FOsc/608 (~6.58 kHz) b11111: FOsc/608 (~4.63 kHz) Cf. FOsc/FTrim/FTemp/FVDD in electrical specifications.    RESOLUTION_PH0							
B11011: FOsc/352 (~11.36 kHz)	B011011: FOsc/352 (~1.36 kHz)							
Billion Fosc/480 (~8.33 kHz)	B11100: FOsc/480 (~8.33 kHz) b1110: FOsc/608 (~6.58 kHz) b1110: FOsc/608 (~6.58 kHz) b1110: FOsc/608 (~5.58 kHz) b11111: FOsc/ 736 (~5.54 kHz) b11111: FOsc/ 736 (~5.54 kHz) b11111: FOsc/ 864 (~4.63 kHz) Cf. FOsc/FTrim/FTemp/FVDD in electrical specifications.							
B11101: FOsc/608 (~6.58 kHz)	B11101: FOsc/608 (~6.58 kHz)   b11110: FOsc/736 (~5.43 kHz)   b11111: FOsc/ 864 (~4.63 kHz)   b11111: FOsc/864 (~4.63 kHz)   b11111: FOsc/864 (~4.63 kHz)   Cf. FOsc/Frim/Fremp/FVDD in electrical specifications.							
Billing Fosc/ 736 (~5.43 kHz)	B11110: FOsc/ 736 (~5.43 kHz) b11111: FOsc/ 864 (~4.63 kHz) b11111: FOsc/ 864 (~4.63 kHz) Cf. FOsc/FTrim/FTemp/FVDD in electrical specifications.							
B11111: FOsc/ 864 (~4.63 kHz)   Cf. FOsc/FTrim/FTemp/FVDD in electrical specifications.	B11111: FOsc/ 864 (~4.63 kHz)   Cf. FOsc/FTrim/FTemp/FVDD in electrical specifications.							,
RESOLUTION_PH0   2:0 RW   b100   Defines the measurement precision for phase 0: b000: 8 b001: 16 b010: 32 b011: 64 b100: 128 b101: 256 b110: 512 b111: 1024	RESOLUTION_PH0   2:0 RW   b100   Defines the measurement precision for phase 0: b000: 8 b001: 16 b010: 32 b011: 64 b100: 128 b101: 256 b110: 512 b111: 1024							` ,
RESOLUTION_PH0   2:0 RW   b100   Defines the measurement precision for phase 0: b000: 8 b001: 16 b010: 32 b011: 64 b100: 128 b101: 256 b110: 512 b111: 1024	RESOLUTION_PH0   2:0 RW   b100   Defines the measurement precision for phase 0: b000: 8   b001: 16   b100: 32   b011: 64   b100: 128   b110: 256   b110: 512   b111: 1024							
RESOLUTION_PH0   2:0   RW   b100   Defines the measurement precision for phase 0: b000: 8 b001: 16 b010: 32 b011: 64 b100: 128 b101: 256 b110: 512 b111: 1024	RESOLUTION_PH0   2:0   RW   b100   Defines the measurement precision for phase 0: b000: 8   b001: 16   b010: 32   b011: 64   b100: 128   b101: 256   b110: 512   b111: 1024							
B000: 8   b000: 16   b010: 32   b011: 64   b100: 128   b101: 256   b110: 512   b111: 1024	B000: 8   b000: 16   b010: 32   b011: 64   b100: 128   b101: 256   b110: 512   b111: 1024			PESOLITION DUO	2.0	D\//	h100	
B001: 16   b010: 32   b011: 64   b100: 128   b101: 256   b110: 512   b111: 1024	B028   RegAfePhPh0   Reserved   31:30   RW   b00			INCOCCOTION_FIN	2.0	1744	5100	
B010: 32   b010: 32   b011: 64   b100: 128   b101: 256   b110: 512   b111: 1024	B010: 32   b011: 64   b100: 128   b101: 256   b110: 512   b111: 1024							
B011: 64     b100: 128     b101: 256     b110: 512     b111: 1024     Reserved	B011: 64     b100: 128     b101: 256     b110: 512     b111: 1024     B028   RegAfePhPh0   Reserved   AFEPHCS4_PH0   29:27   RW     AFEPHCS3_PH0   AFEPHCS2_PH0   23:21   RW     AFEPHCS4_PH0   Bo00   Same as AFEPHCS4_PH0 for CSIO3.     AFEPHCS1_PH0   AFEPHCS1_PH0   20:18   RW     B001: 64     b100: 128     b101: 512     b111: 1024     Defines the usage of CSIO4 during phase 0:     b000: Given by register RegPinCfg     b100: HZ     b101: Measured Input     b110: Dynamic Shield     b111: GND     Else: Reserved     AFEPHCS4_PH0 for CSIO3.     AFEPHCS4_PH0 for CSIO2.     AFEPHCS4_PH0 for CSIO1.     B011: 64							
B100: 128   b101: 256   b110: 512   b111: 1024	B028   RegAfePhPh0   Reserved   31:30   RW   b00							
B101: 256     b110: 512     b111: 1024     8028   RegAfePhPh0   Reserved   31:30   RW   b00     AFEPHCS4_PH0   29:27   RW   b000   Defines the usage of CSIO4 during phase 0:     b101: 42   b100: Hz     b101: Measured Input     b101: Dynamic Shield     b111: GND     Else: Reserved     AFEPHCS3_PH0   26:24   RW   b000   Same as AFEPHCS4_PH0 for CSIO3.	B101: 256     b110: 512     b111: 1024     B028   RegAfePhPh0   Reserved   31:30   RW   b00     AFEPHCS4_PH0   29:27   RW   b000   Defines the usage of CSIO4 during phase 0:     b000: Given by register RegPinCfg     b100: HZ     b101: Measured Input     b110: Dynamic Shield     b111: GND     Else: Reserved     AFEPHCS3_PH0   26:24   RW   b000   Same as AFEPHCS4_PH0 for CSIO3.     AFEPHCS2_PH0   23:21   RW   b000   Same as AFEPHCS4_PH0 for CSIO2.     AFEPHCS1_PH0   20:18   RW   b000   Same as AFEPHCS4_PH0 for CSIO1.							
8028 RegAfePhPh0  Reserved AFEPHCS4_PH0  29:27 RW  b000  Defines the usage of CSIO4 during phase 0: b000: Given by register RegPinCfg b100: HZ b101: Measured Input b110: Dynamic Shield b111: GND Else: Reserved  AFEPHCS3_PH0  20:24 RW  b000  Same as AFEPHCS4_PH0 for CSIO3.	B028   RegAfePhPh0   Reserved   31:30   RW   b00							
8028 RegAfePhPh0  Reserved AFEPHCS4_PH0  29:27 RW  b000  Defines the usage of CSIO4 during phase 0: b000: Given by register RegPinCfg b100: HZ b101: Measured Input b110: Dynamic Shield b111: GND Else: Reserved  AFEPHCS3_PH0  26:24 RW  b000  Same as AFEPHCS4_PH0 for CSIO3.	RegAfePhPh0							
RegAfePhPh0 Reserved AFEPHCS4_PH0 Reserved AFEPHCS4_PH0 Reserved AFEPHCS4_PH0 Reserved AFEPHCS4_PH0 Reserved AFEPHCS4_PH0 Reserved Reserve	8028         RegAfePhPh0         Reserved         31:30         RW         b00           AFEPHCS4_PH0         29:27         RW         b000         Defines the usage of CSIO4 during phase 0: b000: Given by register RegPinCfg b100: HZ b101: Measured Input b110: Dynamic Shield b111: GND Else: Reserved           AFEPHCS3_PH0         26:24         RW         b000         Same as AFEPHCS4_PH0 for CSIO3.           AFEPHCS2_PH0         23:21         RW         b000         Same as AFEPHCS4_PH0 for CSIO2.           AFEPHCS1_PH0         20:18         RW         b000         Same as AFEPHCS4_PH0 for CSIO1.							
AFEPHCS4_PH0  29:27 RW  b000  Defines the usage of CSIO4 during phase 0: b000: Given by register RegPinCfg b100: HZ b101: Measured Input b110: Dynamic Shield b111: GND Else: Reserved  AFEPHCS3_PH0  26:24 RW  b000  Same as AFEPHCS4_PH0 for CSIO3.	AFEPHCS4_PH0  29:27 RW  b000 Defines the usage of CSIO4 during phase 0: b000: Given by register RegPinCfg b100: HZ b101: Measured Input b110: Dynamic Shield b111: GND Else: Reserved  AFEPHCS3_PH0  26:24 RW  b000 Same as AFEPHCS4_PH0 for CSIO3.  AFEPHCS2_PH0 23:21 RW  b000 Same as AFEPHCS4_PH0 for CSIO2.  AFEPHCS1_PH0  20:18 RW  b000 Same as AFEPHCS4_PH0 for CSIO1.	8028	RegAfePhPh0	Reserved	31:30	RW	b00	
b000: Given by register RegPinCfg b100: HZ b101: Measured Input b110: Dynamic Shield b111: GND Else: Reserved  AFEPHCS3_PH0 26:24 RW b000 Same as AFEPHCS4_PH0 for CSIO3.	b000: Given by register RegPinCfg   b100: HZ   b101: Measured Input   b110: Dynamic Shield   b111: GND   Else: Reserved							Defines the usage of CSIO4 during phase 0:
b100: HZ b101: Measured Input b110: Dynamic Shield b111: GND Else: Reserved  AFEPHCS3_PH0  26:24 RW b000 Same as AFEPHCS4_PH0 for CSIO3.	b100: HZ b101: Measured Input b110: Dynamic Shield b111: GND Else: Reserved  AFEPHCS3_PH0			= -				
b101: Measured Input b110: Dynamic Shield b111: GND Else: Reserved  AFEPHCS3_PH0 26:24 RW b000 Same as AFEPHCS4_PH0 for CSIO3.	b101: Measured Input   b110: Dynamic Shield   b111: GND   Else: Reserved     AFEPHCS3_PH0   26:24 RW   b000   Same as AFEPHCS4_PH0 for CSIO3.     AFEPHCS2_PH0   23:21 RW   b000   Same as AFEPHCS4_PH0 for CSIO2.     AFEPHCS1_PH0   20:18 RW   b000   Same as AFEPHCS4_PH0 for CSIO1.							
b110: Dynamic Shield b111: GND Else: Reserved  AFEPHCS3_PH0 26:24 RW b000 Same as AFEPHCS4_PH0 for CSIO3.	b110: Dynamic Shield   b111: GND   Else: Reserved     AFEPHCS3_PH0   26:24 RW   b000   Same as AFEPHCS4_PH0 for CSIO3.     AFEPHCS2_PH0   23:21 RW   b000   Same as AFEPHCS4_PH0 for CSIO2.     AFEPHCS1_PH0   20:18 RW   b000   Same as AFEPHCS4_PH0 for CSIO1.							
b111: GND Else: Reserved  AFEPHCS3_PH0	b111: GND   Else: Reserved     AFEPHCS3_PH0   26:24 RW   b000   Same as AFEPHCS4_PH0 for CSIO3.     AFEPHCS2_PH0   23:21 RW   b000   Same as AFEPHCS4_PH0 for CSIO2.   AFEPHCS1_PH0   20:18 RW   b000   Same as AFEPHCS4_PH0 for CSIO1.							
AFEPHCS3_PH0 26:24 RW b000 Same as AFEPHCS4_PH0 for CSIO3.	AFEPHCS3_PH0         26:24         RW         b000         Same as AFEPHCS4_PH0 for CSIO3.           AFEPHCS2_PH0         23:21         RW         b000         Same as AFEPHCS4_PH0 for CSIO2.           AFEPHCS1_PH0         20:18         RW         b000         Same as AFEPHCS4_PH0 for CSIO1.							b111: GND
	AFEPHCS2_PH0 23:21 RW b000 Same as AFEPHCS4_PH0 for CSIO2.  AFEPHCS1_PH0 20:18 RW b000 Same as AFEPHCS4_PH0 for CSIO1.							
AFEPHCS2_PH0   23:21 RW   b000   Same as AFEPHCS4_PH0 for CSIO2.	AFEPHCS1_PH0 20:18 RW b000 Same as AFEPHCS4_PH0 for CSIO1.							
	AFEPHCS0_PH0							_
ΔΕΕΡΗΓΩΩ PHΩ   17:15 RW   6000   Same as ΛΕΕΡΗΓΩΛ PHΩ for CSIO0				AFEPHCS0_PH0	17:15	RW	b000	Same as AFEPHCS4_PH0 for CSIO0.

		PROXOFFSET_PH0	14:0	RW	h0000	Current value of compensation offset for phase 0.						
		_			110000	Unsigned.						
802C												
	RegAfePhPh1	Same as RegAfePhPh0 for p										
	RegAfeParamsPh2		same as RegAfeParamsPh0 for phase 2.									
	RegAfePhPh2		ame as RegAfePhPh0 for phase 2.									
803C		Same as RegAfeParamsPh0	) for pha	ase 3.								
	RegAfePhPh3	Same as RegAfePhPh0 for p	ohase 3									
8044	RegAfeParamsPh4											
8048	RegAfePhPh4	Same as RegAfePhPh0 for p	ame as RegAfePhPh0 for phase 4.									
804C	RegAfeParamsPh5	Same as RegAfeParamsPh0	) for pha	ase 5.								
8050	RegAfePhPh5	Same as RegAfePhPh0 for p	hase 5									
					sing Control							
8054	RegAdcFiltPh0	Reserved	31:29		b000							
	· ·	ADCFILTCOEFIN_PH0	28:27	RW	b00	Defines the in-range coefficient of the ADC filter for						
		_				phase 0:						
						b00: 0						
						b01: 1/4						
						b10: 1/2						
						b11: 1						
		DIFFTHRESHFACT PH0	26:24	RW	b000	Defines the multiplication factor applied to						
		_				PROX/BODY/TABLETHRESH and						
						STEADYMAXVAR for phase 0:						
						b000: x1 (Off)						
						b001: x2						
						b010: x4						
						b011: x8						
						b100: x16						
						b101: x32						
						b110: x64						
						b111: Reserved						
		Reserved	23		b0							
		RAWFILTCOEF PH0	22:20	RW	b001	Defines the strength of the RAW filter for phase 0:						
		_				b000: 0 (Off)						
						b001: 1-1/2						
						b010: 1-1/4						
						b011: 1-1/8						
						b100: 1-1/16						
						b101: 1-1/32						
						b110: 1-1/64						
						b111: 1-1/128						
		ADCFILTSAMPLES_PH0	19:18	RW	b00	Defines the number of samples of the ADC filter for						
		_				phase 0:						
						b00: 1 (Off)						
						b01: 2						
						b10: 4						
						b11: 8						
		ADCFILTCOEFOUT_PH0	17:16	RW	b00	Defines the out-of-range coefficient of the ADC filter						
						for phase 0:						
						b00: 1						
						b01: 1/2						
						b10: 1/4						
						b11: 1/8						
		PROXTHRESH_PH0	15:8	RW	h00	Defines the proximity threshold for phase 0:						
						h00: 0						
						h01: 1						
						Else: int[PROXTHRESH_PH0²/2]						
						Note that DIFFTHRESHFACT_PH0 applies.						
		Reserved	7		b0							
		FARCOND_PH0	6	RW	b0	Defines far/release/non-prox condition for phase 0:						
						b0 : PROXDIFF < (THRESH-HYST)						
						b1 : PROXDIFF < - (THRESH-HYST)						
						FARCOND_PH0=b1 is typically used with						
						AVGFREEZEDIS_PH0=b1.						
	·											

		HYST_PH0	5:4	RW	b00	Defines the proximity detection hysteresis applied to PROX/BODY/TABLETHRESH_PH0: b00: None b01: Small b10: Medium b11: High Small/Medium/High values correspond to a binary right shift of the threshold by respectively 4/3/2 bits, hence approximately +/- 6/12/25%.		
		CLOSEDEB_PH0	3:2	RW	b00	Defines the Close debouncer applied to PROX/BODY/TABLETHRESH_PH0: b00: Off b01: 2 samples b10: 4 samples b11: 8 samples		
		FARDEB_PH0	1:0	RW	b00	b00: Off b01: 2 samples b10: 4 samples b11: 8 samples  Defines the Far debouncer applied to PROX/BODY/TABLETHRESH_PH0: b00: Off b01: 2 samples b10: 4 samples b11: 8 samples  Defines the initial value used to calculate average thresholds for phase 0: b0: 0 b1: Average value after last compensation  Defines the average compensation method for phase 0: b0: Individual, phase 0 triggers only its own compensation. b1: Common, phase 0 triggers compensation of all enabled phases  Defines the negative average threshold that will trigger compensation for phase 0: AVGTHRESHINIT_PH0 — (16384*AVGNEGTHRESH_PH0)		
8058	RegAvgBFiltPh0	AVGTHRESHINIT_PH0	31	RW	b0	thresholds for phase 0: b0: 0		
		AVGCOMPMETH_PH0	30	RW	b0	Defines the average compensation method for phase 0: b0: Individual, phase 0 triggers only its own compensation. b1: Common, phase 0 triggers compensation of all		
		AVGNEGTHRESH_PH0	29:24	RW	b100000	trigger compensation for phase 0: AVGTHRESHINIT_PH0 – (16384*AVGNEGTHRESH_PH0) Default value (if AVGTHRESHINIT_PH0=b0) is - 524288. Typically set between +/-524288 and +/-786432 (i.e. ½ to ¾ of the system dynamic range). Compensation will be triggered for phase 0 only or for all enabled phases, depending on AVGCOMPMETHOD_PH0.		
		AVGDEB_PH0	23:22	RW	b01	Defines the average debouncer applied to AVGPOS/AVGNEGTHRESH_PH0: b00: Off b01: 2 samples b10: 4 samples b11: 8 samples		
		AVGPOSTHRESH_PH0	21:16	RW	b100000	Defines the positive average threshold which will trigger compensation for phase 0: b000000: OFF, no automatic compensation; both from positive and negative thresholds. Else: AVGTHRESHINIT_PH0 + (16384*AVGPOSTHRESH_PH0) Default value (if AVGTHRESHINIT_PH0=b0) is 524288. Typically set between 524288 and 786432 (i.e. ½ to ¾ of the system dynamic range). When AVGTHRESHINIT_PH0=b0, should not be set below b010000 except to turn it OFF by setting it to b000000. When AVGTHRESHINIT_PH0=b1, should not be set above b110000. Compensation will be triggered for phase 0 only or		

						for all enabled phases, depending on
						AVGCOMPMETHOD_PH0.
		Reserved	15 14	DW	b0	Disables Assessed for a fine disable assessed as the control of
		AVGFREEZEDIS_PH0	14	RW	b0	Disables Average freezing during prox for phase 0: b0: On, as soon as prox is detected, average is
						frozen until prox is released.
						b1: Off, as soon as prox is detected, average is
						frozen for 4*AVGDEB_PH0 samples and then
						unfrozen (even if prox is not released).
						This setting is only applicable when the USE filter is
		AVONECEUT DUO	40.44	DW	b004	disabled.
		AVGNEGFILT_PH0	13:11	RW	b001	Defines the strength of the AVG negative filter for phase 0:
						b000: 0 (Off)
						b001: 1-1/2
						b010: 1-1/4
						b011: 1-1/8
						b100: 1-1/16
						b101: 1-1/32
						b110: 1-1/64 b111: 1 (Infinite)
		AVGPOSFILT_PH0	10:8	RW	b100	Defines the strength of the AVG positive filter for phase
		11.51.551.27_1.115	. 5.5		2.00	0:
						b000: 0 (Off)
						b001: 1-1/32
						b010: 1-1/64
						b011: 1-1/128 b100: 1-1/256
						b100: 1-1/230 b101: 1-1/512
						b110: 1-1/1024
						b111: 1 (Infinite)
		USETHRSHNODET_PH0	7:0	RW	h00	Defines the non-detection threshold of the USE filter
						for phase 0:
						h00: 0 h01: 0.0625
						h02: 0.125
						hFF: 15.9375
						Coded on 8bits unsigned as XXXX.YYYY.
805C	RegAvgAFiltPh0	USETHRSHDETPOS_PH0	31:24	RW	h00	Defines the positive detection threshold of the USE
						filter for phase 0: h00: 0
						h01: 0.0625
						h7F: 7.9375
						h80: -8
						h81: -7.9375
						hFF: -0.0625
						Coded on 8bits signed (2's complement) as
						XXXX.YYYY.
		USETHRSHDETNEG_PH0	23:16	RW	h00	Defines the negative detection threshold of the USE
						filter for phase 0:
						h00: 0 h01: 0.0625
						h7F: 7.9375
						h80: -8
						h81: -7.9375
						 hFF: 0.0625
						hFF: -0.0625 Coded on 8bits signed (2's complement) as
						XXXX.YYYY.
		USEFILTFACT_PH0	15:13	RW	b000	Defines the multiplication factor applied to all 6 USE
		_				filter thresholds and correction values for phase 0:

					1	
						b000: x1
						b001: x2
						b010: x4
						b011: x8
						b100: x16
						b101: x32
						b110: x64
						b111: x128
		USEFILTENABLE_PH0	12	RW	b0	Enables the USE filter for phase 0:
						b0: Off
						b1: On
		HOEGODDNODET DUG	44.0	D) 47	1.0000	
		USECORRNODET_PH0	11:8	RW	b0000	Defines the non-detection correction value of the
						USE filter for phase 0:
						b0000: 0
						b0111: 7
						b1000: -8
						b1001: -7
						b1111: -1
						Signed, 2's complement.
		USECORRDETPOS_PH0	7:4	RW	b0000	Defines the positive detection correction value of the
						USE filter for phase 0:
						b0000: 0
						D0000. 0
						b0111: 7
						b1000: -8
						b1001: -7
						b1111: -1
						Signed, 2's complement.
		USECORRDETNEG_PH0	3:0	RW	b0000	Defines the negative detection correction value of the
						USE filter for phase 0:
						b0000: 0
						 b0111: 7
						b1000: -8
						b1001: -7
						b1111: -1
						Signed, 2's complement.
0000	Da = A di : Di = ODbO	Decembed	24.0	DW	F0000000	Olgried, 2 3 complement.
8060	RegAdvDig0Ph0	Reserved	31:0	RW	h00000000	
8064	RegAdvDig1Ph0	Reserved	31:24		h00	
		BODYTHRESH_PH0	23:16	RW	h00	Defines the body threshold for phase 0:
						h00: Off
						h01: 1
						Else: int[BODYTHRESH_PH0 <sup>2</sup> /2]
						Note that DIFFTHRESHFACT_PH0 applies.
		TABLETHRESHHIGH_PH0	15:8	RW	h00	Defines the high table threshold for phase 0:
		_				h00: Off (both high and low thresholds)
						h01: 1
						Else: int[TABLETHRESHHIGH PH0²/2]
		TABLETUBECON CONTENTS		D	1.66	Note that DIFFTHRESHFACT_PH0 applies.
		TABLETHRESHLOW_PH0	7:0	RW	h00	Defines the low table threshold for phase 0:
						h00: 0
						h01: 1
						Else: int[TABLETHRESHLOW_PH0 <sup>2</sup> /2]
						Note that DIFFTHRESHFACT_PH0 applies.
8068	RegAdvDig2Ph0	Reserved	7:6		b00	
0000	NegAuvDig2P110			DV		Defines the debases of the control o
		SATDEB_PH0	5:4	RW	b00	Defines the debouncer applied to set the saturation
						detection flag for phase 0:
						b00: Off
						b01: 2 samples
		ı			1	- restricted

						b10: 4 samples
						b11: 8 samples
		SATCANCELEN_PH0	3:2	RW	b00	Enables saturation detection/compensation for phase
						0:
						b00: Off
						b10: Detection only
						b11: Detection and compensation
						Else: Reserved
		SATTHRESH_PH0	1:0	RW	b00	Defines the saturation threshold for phase 0:
						b00: 640000
						b01: 768000
						b10: 896000
						b11: 1024000
806C	RegAdvDig3Ph0	REFCOEFINCA PH0	31:24	RW	h00	Defines the increase coefficient of engine A for
8000	RegAdvDig3F110	REFCOEFINGA_FIIO	31.24	IXVV	1100	
						phase 0:
						h00: 0
						h01: 0.03125
						h02: 0.0625
						h20: 1
						hFF: 7.96875
						Coded on 8 bits as XXX.YYYYY.
		REFCOEFINCB PH0	22.46	RW	600	Same as REFCOEFINCA PH0 for engine B.
			23:16		h00	
		REFCOEFDECA_PH0	15:8	RW	h00	Defines the decrease coefficient of engine A for
						phase 0:
						h00: 0
						h01: 0.03125
						h02: 0.0625
						h20: 1
						hFF: 7.96875
						Coded on 8 bits as XXX.YYYYY.
		DEFOOFFDEOD DUO	7.0	D\\\	I- 00	
0070	D A I D: 4DI 0	REFCOEFDECB_PH0	7:0	RW	h00	Same as REFCOEFDECA_PH0 for engine B.
8070	RegAdvDig4Ph0	Reserved	31:22		h000	
		REFCOEFSIGN_PH0	21:18	RW	b0000	Defines the signs of the coefficients for phase 0:
						[3:0]=[REFCOEFDECB_PH0, REFCOEFDECA_PH0,
						REFCOEFINCB_PH0, REFCOEFINCA_PH0]
						b0: +
						b1: -
		REFCORRENABLE PH0	17:16	RW	1.00	
		THE CONTREM DEEL INC			h()()	I Enables and defines which reference correction
			17.10	1 ( ) (	b00	Enables and defines which reference correction
			17.10	1200	600	engines apply to phase 0:
			17.10	1200	000	engines apply to phase 0: b00: None/Off, phase 0 is not corrected
			17.10	1200	600	engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only
			17.10	1444	600	engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
						engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only
		Reserved	15:0	RW	h0000	engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
			15:0	RW		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8074	RegAdcFiltPh1	Same as RegAdcFiltPh0 for	15:0 phase 1	RW		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
	RegAdcFiltPh1 RegAvgBFiltPh1	Same as RegAdcFiltPh0 for	15:0 phase 1	RW		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078	RegAvgBFiltPh1	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for	15:0 phase 1	RW I.		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C	RegAvgBFiltPh1 RegAvgAFiltPh1	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 fo Same as RegAvgAFiltPh0 fo	15:0 phase 1 or phase or phase	RW 1. ± 1.		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080	RegAvgBFiltPh1 RegAvgAFiltPh1 RegAdvDig0Ph1	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for	15:0 phase 1 or phase or phase or phase	RW I. ± 1. ± 1.		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084	RegAvgBFiltPh1 RegAvgAFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for	15:0 phase for phase or phase or phase or phase or phase	RW 1		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084 8088	RegAvgBFiltPh1 RegAvgAFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1 RegAdvDig2Ph1	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvDig2Ph0 for	phase or pha	RW I		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084 8088 808C	RegAvgBFiltPh1 RegAvgAFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1 RegAdvDig2Ph1 RegAdvDig3Ph1	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvDig2Ph0 for Same as RegAdvDig3Ph0 for	phase or pha	RW I		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084 8088 808C 8090	RegAvgBFiltPh1 RegAvgAFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1 RegAdvDig2Ph1 RegAdvDig3Ph1 RegAdvDig4Ph1	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvDig2Ph0 for Same as RegAdvDig3Ph0 for Same as RegAdvDig3Ph0 for Same as RegAdvDig4Ph0 for	phase or pha	RW I		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084 8088 808C 8090	RegAvgBFiltPh1 RegAvgAFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1 RegAdvDig2Ph1 RegAdvDig3Ph1	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvDig2Ph0 for Same as RegAdvDig3Ph0 for	phase or pha	RW I		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084 8088 808C 8090 8094	RegAvgBFiltPh1 RegAvgAFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1 RegAdvDig2Ph1 RegAdvDig3Ph1 RegAdvDig4Ph1 RegAdvFiltPh2	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvDig2Ph0 for Same as RegAdvDig3Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvDig4Ph0 for	phase or pha	RW I		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084 8088 808C 8090 8094 8098	RegAvgBFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1 RegAdvDig2Ph1 RegAdvDig3Ph1 RegAdvDig4Ph1 RegAdvDig4Ph1 RegAdcFiltPh2 RegAvgBFiltPh2	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvDig2Ph0 for Same as RegAdvDig3Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvBFiltPh0 for Same as RegAvgBFiltPh0 for S	phase or pha	RW I		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084 8088 808C 8090 8094 8098 809C	RegAvgBFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1 RegAdvDig2Ph1 RegAdvDig3Ph1 RegAdvDig3Ph1 RegAdvDig4Ph1 RegAdcFiltPh2 RegAvgBFiltPh2 RegAvgAFiltPh2	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvDig2Ph0 for Same as RegAdvDig3Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvBFiltPh0 for Same as RegAvgAFiltPh0 for S	phase or pha	RW 1		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084 8088 808C 8090 8094 8098 809C 80A0	RegAvgBFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1 RegAdvDig2Ph1 RegAdvDig3Ph1 RegAdvDig3Ph1 RegAdvDig4Ph1 RegAdvDig4Ph1 RegAdcFiltPh2 RegAvgBFiltPh2 RegAvgAFiltPh2 RegAdvDig0Ph2	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvDig2Ph0 for Same as RegAdvDig3Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdv	phase or pha	RW 1. 2.1. 2.1. 2.1. 2.1. 2.2. 2.2. 2.2.		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084 8088 808C 8090 8094 8098 809C 80A0 80A4	RegAvgBFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1 RegAdvDig2Ph1 RegAdvDig3Ph1 RegAdvDig3Ph1 RegAdvDig4Ph1 RegAdvDig4Ph1 RegAdvFiltPh2 RegAvgBFiltPh2 RegAvgAFiltPh2 RegAdvDig0Ph2 RegAdvDig1Ph2	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvDig2Ph0 for Same as RegAdvDig3Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvBFiltPh0 for Same as RegAdvDig4Ph0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvD	phase or pha	RW 1. 2.1. 2.1. 2.1. 2.1. 2.2. 2.2. 2.2.		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084 8088 808C 8090 8094 8098 809C 80A0 80A4 80A8	RegAvgBFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1 RegAdvDig2Ph1 RegAdvDig3Ph1 RegAdvDig3Ph1 RegAdvDig4Ph1 RegAdvDig4Ph1 RegAdvFiltPh2 RegAvgBFiltPh2 RegAvgAFiltPh2 RegAdvDig0Ph2 RegAdvDig1Ph2 RegAdvDig2Ph2	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvDig2Ph0 for Same as RegAdvDig3Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvBFiltPh0 for Same as RegAdvDig4Ph0 for Same as RegAdvBFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdv	phase or pha	RW 1. 2.1. 2.1. 2.1. 2.1. 2.1. 2.1. 2.2. 2.2. 2.2. 2.2. 2.2. 2.2. 2.2. 2.2. 2.3.		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only
8078 807C 8080 8084 8088 808C 8090 8094 8098 809C 80A0 80A4 80A8	RegAvgBFiltPh1 RegAdvDig0Ph1 RegAdvDig1Ph1 RegAdvDig2Ph1 RegAdvDig3Ph1 RegAdvDig3Ph1 RegAdvDig4Ph1 RegAdvDig4Ph1 RegAdvFiltPh2 RegAvgBFiltPh2 RegAvgAFiltPh2 RegAdvDig0Ph2 RegAdvDig1Ph2	Same as RegAdcFiltPh0 for Same as RegAvgBFiltPh0 for Same as RegAvgAFiltPh0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvDig2Ph0 for Same as RegAdvDig3Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvDig4Ph0 for Same as RegAdvBFiltPh0 for Same as RegAdvDig4Ph0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig0Ph0 for Same as RegAdvDig1Ph0 for Same as RegAdvD	phase or pha	RW 1. 2.1. 2.1. 2.1. 2.1. 2.1. 2.1. 2.2. 2.2. 2.2. 2.2. 2.2. 2.2. 2.2. 2.2. 2.3.		engines apply to phase 0: b00: None/Off, phase 0 is not corrected b01: Engine A only b10: Engine B only

	5 4 5 45 6												
	RegAdvDig4Ph2	Same as RegAdvDig4Ph0 fo											
	RegAdcFiltPh3	Same as RegAdcFiltPh0 for											
	RegAvgBFiltPh3	Same as RegAvgBFiltPh0 fo											
80BC	RegAvgAFiltPh3	Same as RegAvgAFiltPh0 fo	r phase	3.									
80C0	RegAdvDig0Ph3	Same as RegAdvDig0Ph0 fo	r phase	3.									
	RegAdvDig1Ph3	Same as RegAdvDig1Ph0 fo											
	RegAdvDig2Ph3	Same as RegAdvDig2Ph0 fo											
	RegAdvDig3Ph3	Same as RegAdvDig3Ph0 fo											
	RegAdvDig4Ph3	Same as RegAdvDig4Ph0 fo											
	RegAdcFiltPh4	Same as RegAdcFiltPh0 for											
	RegAvgBFiltPh4	Same as RegAvgBFiltPh0 fo											
	RegAvgAFiltPh4	Same as RegAvgAFiltPh0 fo											
	RegAdvDig0Ph4		ne as RegAdvDig0Ph0 for phase 4. ne as RegAdvDig1Ph0 for phase 4.										
	RegAdvDig1Ph4												
	RegAdvDig2Ph4	Same as RegAdvDig2Ph0 fo											
	RegAdvDig3Ph4	Same as RegAdvDig3Ph0 fo											
	RegAdvDig4Ph4	Same as RegAdvDig4Ph0 fo											
	RegAdcFiltPh5	Same as RegAdcFiltPh0 for											
	RegAvgBFiltPh5	Same as RegAvgBFiltPh0 fo											
	RegAvgAFiltPh5	Same as RegAvgAFiltPh0 fo											
	RegAdvDig0Ph5	Same as RegAdvDig0Ph0 fo											
	RegAdvDig1Ph5	Same as RegAdvDig1Ph0 fo											
8108	RegAdvDig2Ph5	Same as RegAdvDig2Ph0 fo	r phase	5.									
810C	RegAdvDig3Ph5	Same as RegAdvDig3Ph0 fo	r phase	5.									
	RegAdvDig4Ph5	Same as RegAdvDig4Ph0 fo	r phase	5.									
	<u> </u>				ction Engines	S							
8124	RegRefCorrA	Reserved	31:27		b00000								
	J. 1. 2	REFENABLE_ENGA	26	RW	b0	Enables reference correction engine A:							
						b0: Off							
						b1: On, engine A is applied when selected (see							
						REFCORRENABLE PHx)							
		REFCAL ENGA	25:4	RW	h000000	Defines the reference calibration value for engine A							
						(Cf. REFINIT_ENGA)							
						Signed, 2's complement format.							
		REFINIT_ENGA	3	RW	b0	Defines how RefUseful0C (first reference value after							
						compensation) is initialized (power-up or other) for							
						engine A:							
						b0: REFCAL ENGA							
						b1: PROXUSEFUL of REFPHASE ENGA							
		REFPHASE_ENGA	2:0	RW	b000	Defines which phase is used as reference for engine							
						A:							
						b000: PH0							
						b001: PH1							
						b010: PH2							
						b011: PH3							
						b100: PH4							
						b101: PH5							
						Else: Reserved							
8128	RegRefCorrB	Same as RegRefCorrA for er	ngine R										
					Readback								
815C	RegUsePh0	PROXUSEFUL_PH0	31:0	RW	h00000000	Current Useful value of phase 0.							
						Coded as signed, 2's complement:							
						[31:0] =							
						XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX							
8160	RegUsePh1	Same as RegUsePh0 for pha	ase 1.	i	1								
	RegUsePh2	Same as RegUsePh0 for pha											
	RegUsePh3	Same as RegUsePh0 for pha											
	RegUsePh4	Same as RegUsePh0 for pha											
	RegUsePh5	Same as RegUsePh0 for pha											
8174	RegAvgPh0	PROXAVG PH0	31:0	RW	h00000000	Current Average value of phase 0.							
01/4	Negavyriiu	I NOANG_FIIU	31.0	1744	1100000000	Coded as signed, 2's complement:							
						[31:0] =							
						XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX							

8178		Same as RegAvgPh0 for pha										
	RegAvgPh2	Same as RegAvgPh0 for pha										
8180	RegAvgPh3	Same as RegAvgPh0 for pha	ase 3.									
8184	RegAvgPh4	Same as RegAvgPh0 for pha	ase 4.									
8188	RegAvgPh5	Same as RegAvgPh0 for pha										
818C	RegDiffPh0	PROXDIFF PH0	31:0	RW	h00000000	Current Diff value of phase 0.						
	9					Coded as signed, 2's complement:						
						[31:0] =						
						XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX						
8190	RegDiffPh1	Same as RegDiffPh0 for pha	se 1.									
8194			ame as RegDiffPh0 for phase 2.									
	RegDiffPh3	Same as RegDiffPh0 for pha	ame as RegDiffPh0 for phase 3.									
	RegDiffPh4	Same as RegDiffPh0 for pha	se 4									
81A0		Same as RegDiffPh0 for pha										
01/10	Debug Data Readback											
81A4	RegDbgVarSel	Reserved	31:16	Data	h01D0							
01/4	raging value	Reserved	15:6		h000							
		PHASESEL	5:3	RW	b000	Defines the phase of debug variables available in						
		FIIASESEL	5.5	LVV	DUUU	registers RegDbgVar0/1/2/3:						
						b000: PH0						
						b000. PH0   b001: PH1						
						b010: PH2						
						b010. FH2 b011: PH3						
						b110: PH4						
						b100. FH4 b101: PH5						
						Else: Reserved						
		Reserved	2:0		b000	Lise. Neserveu						
81A8	RegDbgVar0	ADCFILTMIN PHx	31:0	RW	h00000000	Current min value of the PROXADC of the phase						
OTAO	Regulgivalu	ADCFILTWIIN_PHX	31.0	KVV	1100000000	selected by PHASESEL (ADC filter).						
						Coded as signed, 2's complement:						
						[31:0] =						
0140	DogDhg\/a=4	ADCEIL TMAY DUS	21.0	DVA	h0000000	XXXXXXXXXXXXXXXXXXXXXXXXXYYYYYYYYYYYYY						
81AC	RegDbgVar1	ADCFILTMAX_PHx	31:0	RW	h00000000	Current max value of the PROXADC of the phase						
						selected by PHASESEL (ADC filter).						
						Coded as signed, 2's complement:						
						[31:0] =						
0400	DogDbg\/s=0	DAWREEODECODD DU	21.0	DVA	h0000000	XXXXXXXXXXXXXXXXXXXXXXYYYYYYYYYYYYYYYY						
81B0	RegDbgVar2	RAWBEFORECORR_PHx	31:0	RW	h00000000							
						phase selected by PHASESEL (reference						
						correction).						
						Coded as signed, 2's complement:						
0404	DogDhal/ar2	LICETH TOPL TAYAR BUT	21.0	DVA	h0000000	[31:0] = XXXXXXXXXXXXXXXXXXXXXXXXXXXXYYYYYYYYY						
81B4	RegDbgVar3	USEFILTDELTAVAR_PHx	31:0	RW	h00000000	Current variation value of the phase selected by						
						PHASESEL (USE filter).						
						Coded as signed, 2's complement:						
						[31:0] = XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXYYY						

Table 9: Registers Detailed Description

#### **Application Information** 8.

SX9338 must be designed and operated in accordance with the latest application notes available (please contact your Semtech representative).

# 8.1. Typical Application Circuit




Figure 23: Typical Application Circuit


# 8.2. External Components Recommended Values

Symbol	Description	Note	Min	Тур.	Max	Unit
CDD	Supply Decoupling Capacitor	min X5R type, min 6.3V rating.	8.0	1	1.2	uF
RPULL	Host Interface Pull-ups		-	2.2	-	kΩ

Table 10: External Components Recommended Values

# 9. Packaging Information

# 9.1. Outline Drawing




#### NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).

Figure 24: Outline Drawing

## 9.2. Land Pattern



DIMENSIONS	
DIM	MILLIMETERS
С	(1.45)
G	0.55
Р	0.40
X	0.20
Υ	0.90
Z	2.35

#### NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
- 2. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.

Figure 25: Land Pattern



#### **Important Notice**

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Semtech warrants performance of its products to the specifications applicable at the time of sale, and all sales are made in accordance with Semtech's standard terms and conditions of sale.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR IN NUCLEAR APPLICATIONS IN WHICH THE FAILURE COULD BE REASONABLY EXPECTED TO RESULT IN PERSONAL INJURY, LOSS OF LIFE OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

The Semtech mark and logo are registered trademarks and the PerSe mark and logo are trademarks of Semtech Corporation. All other trademarks and trade names mentioned may be marks and names of Semtech or their respective companies. Semtech reserves the right to make changes to, or discontinue any products described in this document without further notice. Semtech makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose. All rights reserved.

© Semtech 2021

#### **Contact Information**

Semtech Corporation
Wireless & Sensing Products
200 Flynn Road, Camarillo, CA 93012
E-mail: sales@semtech.com
Phone: (805) 498-2111, Fax: (805) 498-3804

www.semtech.com