

Datasheet

Fully Integrated IPM for HV Three-Phase BLDC Motors FS9236AS

Fortior Technology (Shenzhen) Co., Ltd

Contents

1 System Introduction.....	4
1.1 Overview	4
1.3 Features	4
1.4 Key Parameters	4
1.5 Typical Application Diagram.....	5
1.5.1 Sensored (Three Hall-based Sensors) Differential Input Mode	5
1.5.2 Sensored (Hall-based Sensors) FOC Mode with Dual-shunt Differential Sampling	6
1.5.3 Sensorless FOC Mode with Single-shunt Differential Sampling.....	7
1.5.4 Sensorless FOC Mode with Dual-shunt Differential Sampling.....	8
1.5.5 Sensorless FOC Mode with Triple-shunt Differential Sampling	9
1.6 Functional Block Diagram	10
1.7 Pinout Diagram	11
1.7.1 FS9236AS SSOP A54-38	11
1.8 Pin Definitions.....	12
1.8.1 FS9236AS SSOP A54-38 Pins	12
2 Package Information	14
2.1 FS9236AS SSOP A54-38.....	14
3 Ordering Information	15
4 Electrical Characteristics.....	16
4.1 Absolute Maximum Ratings	16
4.2 Recommended Operating Conditions.....	17
4.3 Global Electrical Characteristics	17
4.4 IO Electrical Characteristics (DIR/SPEED/FG)	18
4.5 Speed Control with Analog Voltage	18
4.6 Switching Characteristics	19
4.7 Package Thermal Resistance	19
5 Description	20
5.1 VREF	20
5.2 HBIAS.....	20
5.3 DIR.....	20
5.4 VSP	20
5.5 SPEED	20
5.6 FG/RD/SDA.....	20

5.7 Speed Control.....	21
5.7.1 Speed Control Modes	21
5.7.2 Speed Control Curve.....	21
5.8 Lead Angle Curve	22
5.9 Sleep Mode	22
5.10 Soft-on.....	23
5.11 Motor Lock Protection	23
5.12 Phase Loss Protection	23
5.13 Current Limiting Protection (CLP)	23
5.14 Over-current Protection (OCP).....	23
5.15 Low Temperature Protection (LTP).....	24
5.16 Temperature Sensor Detect (TSD).....	24
5.17 Configurable Maximum Speed Protection	24
5.18 VCC Under-voltage Lockout (UVLO)	24
5.19 VDC Under-voltage/Over-voltage Lockout (UVLO/OVLO)	24
5.20 Abnormal Hall Input Detection (HALLERR)	24
6 Revision History	25

FS9236AS Fully Integrated IPM for HV Three-Phase BLDC Motors


1 System Introduction

1.1 Overview

FS9236AS is a fully integrated IPM for high-voltage three-phase motor drive applications, integrating 180 sinusoidal commutation controller chip, high-voltage gate driver chip and fast-recovery power MOS. Due to a high level of integration, few peripheral components are required. The chip supports sensored SVPWM and sensorless FOC to reduce audible noise and minimize torque ripple in motor drives. It is secured with various protection features, including over-current protection (OCP), current-limiting protection (CLP), under-voltage lockout (UVLO), temperature sensor detect (TSD), low temperature protection (LTP), motor lock protection (MLP), phase loss protection, configurable maximum speed protection, VDC OVLO/UVLO and abnormal Hall input detection (HALLERR) protection, and also supports sleep mode. With strong insulation, high thermal conductivity and low electromagnetic interference, the chip is housed in a compact package and suitable for built-in motors and other space constraint applications.

1.2 Applications

Air conditioners, air purifiers, water pumps, dishwashers, washing machines, etc.



FS9236AS

1.3 Features

- 600V 3A fast-recovery power MOS
- VCC range: 13V ~ 20V
- Sensored SVPWM and sensorless FOC
- Integrated control, drive and high-voltage power MOS
- Forward and reverse direction control
- VSP pin withstanding up to VCC
- FG pulse output (support 8/10-pole motor or 4/12-pulse output)
- PWM, analog voltage input or I²C interface for motor speed regulation
- Support multi-stage lead angle curve to fit motor characteristics
- Soft-on feature protects the motor from abrupt startup and reduces noise during operation
- Support protection features, including OCP, CLP, UVLO, TSD, LTP, MLP, phase loss protection, configurable maximum speed protection, VDC OVLO/UVLO, HALLERR protection, etc.

1.4 Key Parameters

- MOSFET Output Voltage: 600V
- Single MOS Drive Current (DC): $\pm 3A$ (Max.)
- Single MOS Drive Current (Pulse): $\pm 12A$ (Max.)
- MOSFET DC Output Resistance: 2.6Ω (Typ.)
- Max. Junction Temperature: $+150^{\circ}C$
- Power Dissipation: 3.00W

1.5 Typical Application Diagram

1.5.1 Sensored (Three Hall-based Sensors) Differential Input Mode




Figure 1-1 Sensored (Three Hall-based Sensors) Differential Input Mode

1.5.2 Sensored (Hall-based Sensors) FOC Mode with Dual-shunt Differential Sampling




Figure 1-2 Sensored (Hall-based Sensor) FOC Mode with Dual-shunt Differential Sampling

1.5.3 Sensorless FOC Mode with Single-shunt Differential Sampling




Figure 1-3 Sensorless FOC Mode with Single-shunt Differential Sampling

1.5.4 Sensorless FOC Mode with Dual-shunt Differential Sampling




Figure 1-4 Sensorless FOC Mode with Dual-shunt Differential Sampling

The diagram illustrates the electrical connections for the FS9236AS motor driver module. Key components and connections include:

- Power and Ground Connections:**
 - VREF, VDD5, GND, VCC:** Connected to a 15V power source.
 - VDC(310V):** Connected to a 310V AC source.
 - VBUS:** Connected to a 310V AC source through a fuse.
- Control and Status Connections:**
 - SPEED Interface:** Includes VSP, SPEED/SCL, FG/RD/SDA, and DIR pins.
 - Motor Control Pins:** EU/HUP, EV/HVM, EW/HWM, HBIAS, ICP, A0P, A0M, A1P/HVP, A1M/HUM, A2P/HWP, and A2M.
- Motor and Protection:**
 - Motor:** Connected to the output pins (BU, U, SU, BV, V, SV, BW, W, SW).
 - Protection:** Includes thermal protection pins (IW, IV, IU) and current sense pins (IBUS).

The diagram also features the Fortior logo and the text "FS9236AS" and "XXXXXX".

www.fortioritech.com

1.6 Functional Block Diagram




Figure 1-6 Functional Block Diagram of FS9236AS

1.7 Pinout Diagram

1.7.1 FS9236AS SSOP A54-38




Figure 1-7 FS9236AS SSOP A54-38 Pinout Diagram

1.8 Pin Definitions

The IO types are defined as follows:

- DI = Digital Input
- DB = Digital Bidirectional
- DO = Digital Output
- AI = Analog Input
- AO = Analog Output
- P = Power Supply

1.8.1 FS9236AS SSOP A54-38 Pins

Table 1-1 FS9236AS SSOP A54-38 Pin Descriptions

Pin	FS9236AS SSOP A54-38	IO Type	Description
VCC	1	P	Power input
GND	2	P	Ground
GND	3	P	Ground
GND	4	P	Ground
VCC	5	P	Power input
VSP	6	AI	Analog voltage input for motor speed regulation; Voltage range: 2.1V ~ 5.4V
VDD5	7	P	5V LDO output
HBIAS	8	DO	Hall bias power supply, internally connected to VDD5 via a switch
NC	9		Not connected
ICP	10	AI	Over-current detection input
A0P	11	AI	AMP0 positive input
A0M	12	AI	AMP0 negative input
VREF	13	AO	ADC reference voltage output, with a 1μF external capacitor connected to ground
EU/ HUP	14	AI/ AI	U-phase BEMF voltage input Differential Hall sensor positive input for U-phase or Hall IC input for U-phase
A1M/ HUM	15	AI/ AI	AMP1 negative input Differential Hall sensor negative input for U-phase
A1P/ HVP	16	AI/ AI	AMP1 positive input Differential Hall sensor positive input for V-phase
EV/ HVM	17	AI/ AI	V-phase BEMF voltage input Differential Hall sensor negative input for V-phase or Hall IC input for V-phase
EW/ HWM	18	AI/ AI	W-phase BEMF voltage input Differential Hall sensor negative input for W-phase or Hall IC input for W-phase
A2P/ HWP	19	AI/ AI	AMP2 positive input Differential Hall sensor positive input for W-phase
A2M	20	AI	AMP2 negative input
VBUS	21	AI	VDC bus voltage input after voltage division

Pin	FS9236AS SSOP A54-38	IO Type	Description
DIR	22	DI	Motor rotation control, with built-in pull-up resistor 1: Forward output phase sequence: U --> V --> W 0: Reverse output phase sequence: U --> W --> V
SPEED/ SCL	23	DI/ DB	Speed control input; PWM speed regulation I ² C SCL
FG/ RD/ SDA	24	DO/ DO/ DB	Speed indication output, configured as collector open-drain output Motor block indication output, configured as collector open-drain output I ² C SDA, configured as collector open-drain output
GND	25	P	Ground
GND	26	P	Ground
VCC	27	P	Power input
VDC	28	P	High-voltage power supply
VDC	29	P	High-voltage power supply
BU	30	P	U-phase floating power supply. The voltage floats with respect to U-phase.
U	31	DO	U-phase output
SU	32	P	U-phase ground
BV	33	P	V-phase floating power supply. The voltage floats with respect to V-phase.
V	34	DO	V-phase output
SV	35	P	V-phase ground
BW	36	P	W-phase floating power supply. The voltage floats with respect to W-phase.
W	37	DO	W-phase output
SW	38	P	W-phase ground

2 Package Information

2.1 FS9236AS SSOP A54-38




Figure 2-1 FS9236AS SSOP A54-38 Package Drawings and Dimensions

3 Ordering Information

Table 3-1 Model Selections

Model	Power Supply (V)	Rdson (High Side + Low Side) (Ω)	Single MOS Continuous Drain Current (A)	Control Features						Protection Features								Operating Temperature T _J (°C)	Lead-free	Package
				Drive Type	Speed Regulation			Forward and Reverse Rotation	Initial Position Detection	OCP/CLP	TSD/LTP	Configurable Maximum Speed Protection	VDC OVLO/UVLO	VCC/VB UVLO	MLP	Phase Loss Protection	HALLERR			
					I ² C	PWM	Analog Voltage													
FS9236AS	13 ~ 20	5.2	3	Sensored/ Sensorless Sine-wave	√	√	√	√	√	√	√	√	√	√	√	√	√	-40 ~ 150	√	SSOP A54-38

4 Electrical Characteristics

4.1 Absolute Maximum Ratings

Table 4-1 Absolute Maximum Ratings^[1]

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
MOSFET Drain-to-Source Voltage V_{DSS}		600	-	-	V
Continuous Drain Current $I_{D(MAX)(DC)}$ of Single MOS	$T_C = 25^\circ\text{C}$	-	-	3 ^[2]	A
Pulsed Drain Current $I_{D(MAX)(PLS)}$ of Single MOS	$T_C = 25^\circ\text{C}$	-	-	12 ^{[2][3]}	A
Power Dissipation P_d		-	-	3 ^[4]	W
High-side VDC Supply Voltage V_{DC}		-0.3	-	600 ^[2]	V
U/V/W-phase Output Voltage V_U, V_V, V_W		-0.3	-	600 ^[2]	V
High-side Floating Absolute Voltage V_{BU}, V_{BV}, V_{BW}		-0.3	-	600 ^[2]	V
High-side Floating Supply Voltage $V_{BU} - V_U, V_{BV} - V_V, V_{BW} - V_W$		-0.3	-	20	V
Storage Temperature T_{STG}		-55	-	150	$^\circ\text{C}$
VCC to VSS Voltage		-0.3	-	25	V
VDD5 to VSS Voltage		-0.3	5	6.5	V
VSP to VSS Voltage		-0.3	-	VCC + 0.3	V
Other IOs to VSS Voltage (except VSP and VCC pins)		-0.3	-	VDD5 + 0.3	V

Notes:

[1] Stress values greater than "Absolute Maximum Ratings" listed above may cause irremediable damages to the device. These are stress ratings only, and it is NOT recommended to use your device in conditions that go beyond these stress ratings. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

[2] Power dissipation shall not exceed P_d or ASO.

[3] $P_w \leq 10\mu\text{s}$ and duty cycle $\leq 1\%$.

[4] The power dissipation is 24mW/ $^\circ\text{C}$ at operating temperature of 25°C or above when the chip is mounted on a 70mm $\times$ 70mm $\times$ 1.6mm FR4 glass-epoxy circuit board with less than 3% copper foil.

4.2 Recommended Operating Conditions

Table 4-2 Recommended Operating Conditions

($T_A = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Supply Voltage V_{DC}		-	310	400	V
High-side Floating Supply Voltage $V_{BU} - V_U, V_{BV} - V_V, V_{BW} - V_W$		13.5	15	16.5	V
Low-side Floating Supply Voltage V_{CC}		13.5	15	16.5	V
VREF/VDD5 Bypass Capacitance C_{VREG}		1.0	-	-	μF
Junction Temperature T_j		-	-	+125	$^\circ\text{C}$

Note: All voltages are specified with respect to the corresponding GND pin.

4.3 Global Electrical Characteristics

Table 4-3 Global Electrical Characteristics

($T_A = 25^\circ\text{C}$ and $V_{CC} = 15\text{V}$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Driver					
MOSFET Output					
Drain-to-Source Breakdown Voltage $V_{(BR)DSS}$	$V_{SP} = 0\text{V}$	600	-	-	V
Drain-to-Source Leakage Current I_{DSS}	$V_{SP} = 0\text{V}$, Single MOS	-	-	100	μA
Static Drain-to-Source On Resistance $R_{DS(ON)}$	$I_D = 0.75\text{A}$	-	2.6	3.2	Ω
Source-to-Drain Diode Forward Voltage V_{SD}	$I_D = 0.75\text{A}$	-	-	1.2	V
Power Supply					
VB Quiescent Current I_{BBQ}	$V_{SP} = 0\text{V}$, Single MOS	25	55	100	μA
VB Under-voltage Lockout (UVLO)					
VB UVLO Release Voltage V_{BUVH}	$V_{BX} - V_X$	11.5	10.1	10.7	V
VB UVLO Lockout Voltage V_{BUVL}	$V_{BX} - V_X$	8.5	9.1	9.7	V
Controller					
Power Supply					
VCC Operating Voltage		13	-	20	V
VDD5 Operating Voltage	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	4.8	5	5.2	V
VCC Operating Current I_{VCC}	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	-	15	25	mA
VDD5 Load Current	$T_A = -40^\circ\text{C} \sim 85^\circ\text{C}$	-	-	10	mA
VCC Sleep-mode Current $I_{VCC-sleep}$	$V_{SP} = 0\text{V}$	-	0.5	1.0	mA
VCC Idling Current I_{Idle}		5	7	10	mA

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Voltage Regulator Output Voltage V_{REG}	$I_O = -30mA$	4.5	5.0	5.5	V
Hall-based Comparator					
Input Bias Current I_{HALL}	$V_{IN} = 0V$	-2	-	2	μA
Input Common-mode Voltage V_{HALLCM}	$V_{IN} = 0V$	0	-	$V_{DD5} - 1.5$	V
Minimum Input Voltage $V_{HALLMIN}$		50	-	-	mVp-p
Hysteresis Voltage V_{HALLHY}		-	30	-	mV
Monitor Output – FG					
High-level Output Voltage V_{MONH}	$I_O = -2mA$	$V_{DD5} - 0.4$	-	V_{DD5}	V
Low-level Output Voltage V_{MONL}	$I_O = 2mA$	0	-	0.4	V
Phase Control					
Minimum Lead Angle P_{MIN}		-	0	-	deg
Maximum Lead Angle P_{MAX}		-	95	-	deg
Carrier Oscillator					
Carrier Frequency F_{OSC}	Signal wave at 20k	18	20	22	kHz
VCC Under-voltage Lockout (UVLO)					
VCC Release Voltage V_{CCUVH}		11.5	12.1	12.7	V
VCC Lockout Voltage V_{CCUVL}		10.5	11.1	11.7	V

4.4 IO Electrical Characteristics (DIR/SPEED/FG)

Table 4-4 IO Electrical Characteristics (DIR/SPEED/FG)

($T_A = 25^\circ C$ and $V_{CC} = 15V$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
High-level Input Voltage V_{IH}		$0.6 * V_{DD5}$	-	-	V
Low-level Input Voltage V_{IL}		-	-	$0.2 * V_{DD5}$	V
SPEED/DIR Pull-up Resistor		-	33	-	k Ω
SPEED Pull-down Resistor		-	22	-	k Ω
EW/EV/EU Pull-up Resistor		-	5.6	-	k Ω

4.5 Speed Control with Analog Voltage

Table 4-5 Speed Control with Analog Voltage

($T_A = 25^\circ C$ and $V_{CC} = 15V$ unless otherwise specified)

Parameter	Test Conditions	Min.	Typ.	Max.	Unit
VSP Speed Control Input Voltage Range		0	-	V_{CC}	V
Control Pin Input Bias Current I_{SP}	$V_{IN} = 5V$	-	21	-	μA
Duty Cycle Controller Minimum Voltage V_{SPMIN}	V_{SPMIN} at 2.1V	1.8	2.1	2.4	V
Duty Cycle Controller Maximum Voltage V_{SPMAX}	V_{SPMAX} at 5.4V	5.1	5.4	5.7	V

4.6 Switching Characteristics

Table 4-6 Switching Characteristics

($T_A = 25^\circ\text{C}$ and $V_{CC} = 15\text{V}$ unless otherwise specified)

Parameter	Test Conditions	Value	Unit
High-side Switching Time			
t _{dH(on)}	VDC = 300V, VCC = 15V, ID = 0.75A	780	ns
t _{rH}		110	ns
t _{rrH}		175	ns
t _{dH(off)}		575	ns
t _{fH}		17	ns
Low-side Switching Time			
t _{dL(on)}	VDC = 300V, VCC = 15V, ID = 0.75A	750	ns
t _{rL}		100	ns
t _{rrL}		175	ns
t _{dL(off)}		560	ns
t _{fL}		20	ns




Figure 4-1 Switching Time Waveform Definitions

4.7 Package Thermal Resistance

Table 4-7 SSOP A54-38 Package Thermal Resistance

Parameter	Test Conditions	Value	Unit
Junction-to-ambient Temperature Thermal Resistance $\theta_{JA}^{[1]}$		42.5	$^\circ\text{C}/\text{W}$
Junction-to-package-top Thermal Resistance Ψ_{JT}		12.5	$^\circ\text{C}/\text{W}$

Note:

[1] The actual measurements may vary depending on the conditions.

5 Function Descriptions

5.1 VREF

VREF is applied to internal digital logic and analog circuits only, and cannot be used for external circuits. A capacitor of 1 μ F or above shall be added at VREF pin to stabilize the power supply.

5.2 HBIAS

HBIAS is Hall bias power supply which is internally connected to VDD5 through a switch. In sleep mode, the switch is open to cut off the power supplied to Hall sensors. HBIAS can supply a maximum current of 10mA.

5.3 DIR

Forward or reverse direction control (DIR) pin is used to reverse motor rotation by changing the DIR level. Pull-ups make the pin state as "High" (or "1") by default.

5.4 VSP

Speed control with analog voltage (VSP) pin can withstand up to VCC. When this feature is enabled, analog voltage is input to control motor speed.

5.5 SPEED

Speed control (SPEED) pin is used to input duty cycle for speed regulation depending on the settings. In addition, SPEED pin serves as the clock line (SCL) for I²C communication.

5.6 FG/RD/SDA

Speed detection and fault indication (FG/RD/SDA) pin is an open-drain output. When this pin is set to FG, it outputs speed feedback signal to indicate rotation speed of the motor, and when it is set to RD, it outputs high-level signal to indicate the fault state. In addition, the pin serves as the data line (SDA) for I²C communication.

FG pin can implement FG4 (four pulses output in one mechanical cycle) and FG12 (12 pulses output in one mechanical cycle) as needed, and supports 4-pole-pair output conversion of 5-pole-pair motor.

Example: For a 5-pole-pair motor, 4 or 12 FG signals are displayed in one mechanical cycle.




Figure 5-1 FG Output Diagram of 4-pole-pair Output of 5-pole-pair Motor

5.7 Speed Control

5.7.1 Speed Control Modes

The chip supports three types of speed control input interface: PWM, analog voltage and I²C, and only one of them can be chosen at a time. If analog voltage is selected, voltage value input to the VSP pin controls the speed; if PWM is selected, duty cycle of the PWM signal input to the SPEED pin controls the speed; and if I²C is selected, SPEED pin serves as the clock line (SCL) and FG pin as the data line (SDA).

5.7.2 Speed Control Curve

The control waveform is presented as below, where x-coordinate refers to the duty cycle of PWM input (In I²C control and analog control modes, the input can be converted to the corresponding PWM duty cycle), and y-coordinate refers to the output duty cycle, which represents different physical quantities in different control modes.

The speed control curve is configured by setting the output duty cycle at the start and end points. The start point is determined by X_ON and Y_ON, and the end point by X_Max and Y_Max. The output of other points between them increases linearly as the input varies.

The y-coordinate represents Duty in voltage-loop control mode; Speed in speed-loop control mode; and Current in current-loop control mode.




Figure 5-2 Output Curve in Speed-loop or Current-loop Control Mode (PwmOffMode = 0)




Figure 5-3 Output Curve in Speed-loop or Current-loop Control Mode (PwmOffMode = 1)

5.8 Lead Angle Curve

In sensored SVPWM control mode, lead angle curve corresponding to duty cycle of the voltage output is shown in Figure 5-4, where x-coordinate denotes duty cycle of the PWM voltage and y-coordinate represents the lead angle. The multi-stage lead angle curve is developed by setting lead angle at 9 points, which better fits the motor characteristics. Such 9 points are 0%, 12.5%, 25%, 37.5%, 50%, 62.5%, 75%, 87.5% and 100% respectively, and the maximum angle difference between each two adjacent points is 10.547°.




Figure 5-4 Lead Angle Curve

5.9 Sleep Mode

The motor enters sleep mode in 6s after VSP is set to 0V and SPEED pin is connected to GND.

Wakeup conditions: In I²C speed control mode, the chip exits sleep mode after receiving the matched I²C ID. In PWM speed control mode, the chip exits sleep mode when a high-level voltage is input to SPEED

pin. In analog voltage control mode, the chip exits sleep mode when the voltage of VSP pin is greater than 1.5V or when a high-level voltage is input to SPEED pin.

5.10 Soft-on

Soft-on feature gradually increases current during the start-up process, protecting the motor from abrupt startup and reducing noise during operation.




Figure 5-5 Soft-on Phase Current Waveform

5.11 Motor Lock Protection

Motor lock protection circuitry monitors operating state of the motor. When the conditions for motor lock are satisfied, the chip shuts down and waits for 20s to decide whether to restart (depending on software settings).

5.12 Phase Loss Protection

Phase loss protection circuitry monitors operating state of the motor. When the conditions for phase loss are satisfied, the chip shuts down and waits for 20s to decide whether to restart (depending on software settings).

5.13 Current Limiting Protection (CLP)

The chip supports current limiting protection in sensed SVPWM mode, where cycle-by-cycle current limiting can be selected. Cycle-by-cycle current limiting is typically used due to its fast response, but excessive noise is generated. In sensorless FOC and current-loop control mode, the chip limits the maximum output current. In this mode, the noise is basically the same as that in normal operation mode.

5.14 Over-current Protection (OCP)

When the sampling current exceeds the over-current protection threshold, the chip shuts down and waits for 6s to decide whether to restart (depending on software settings).

5.15 Low Temperature Protection (LTP)

The chip is provided with an internal junction thermal sensor which can be configured to check against the configurable thermal limit. If it is enabled and triggered, the output torque is reduced, thereby reducing the temperature and achieving thermal protection.

5.16 Temperature Sensor Detect (TSD)

The chip is provided with an internal junction thermal sensor. When the sensor detects junction temperature exceeds the temperature threshold, the chip turns off the outputs until the junction temperature fall within the normal operating level.

5.17 Configurable Maximum Speed Protection

As a means of protection, the maximum running speed can be clamped at a configurable limit.

This is particularly useful as motors may run at a significantly high speed at no-load condition or sensed SVPWM mode. By limiting the running speed, the motor is effectively protected.

5.18 VCC Under-voltage Lockout (UVLO)

The chip turns off outputs and enters the under-voltage protection state when VCC voltage is lower than VCC UVLO lock voltage and VSP voltage is higher than the threshold voltage. The chip detects VCC voltage every 6s and releases the protection state until VCC voltage recovers to the normal operating level.

5.19 VDC Over-voltage/Under-voltage Lockout (OVLO/UVLO)

The chip turns off outputs and enters the under-voltage protection state or over-voltage protection state when VDC voltage (VDC bus voltage after voltage division) is lower than VDC UVLO lock voltage or higher than VDC OVLO lock voltage and VSP voltage is higher than the threshold voltage. It releases the protection state until VDC voltage recovers to the normal operating level.

5.20 Abnormal Hall Input Detection (HALLERR)

The chip turns off outputs and enters HALLERR protection state when it detects abnormal Hall input and VSP voltage is higher than the threshold voltage. The chip detects the Hall input every 6s and releases the protection state until the Hall input returns to the normal.

6 Revision History

Rev.	Description	Date	Prepared By
V1.1	1. First release, translated from Chinese version 1.1.	2023/06/09	Eric Deng
V1.2	1. Modified “IPMFA-A36” under the product picture on page 4 as “FS9236AS”; 2. Reversed the order of pin 36 and pin 37 in Table 1-1 FS9236AS SSOP A54-38 Pins; 3. Modified the parameter name “Continuous Drain Current IDMAX(DC)” and “Pulse Drain Current IDMAX(PLS)” in section 4.1 Absolute Maximum Ratings as “Continuous Drain Current IDMAX(DC) of Single MOS” and “Pulse Drain Current IDMAX(PLS) of Single MOS” respectively; 4. Proofread the overall document.	2023/09/28	Eric Deng
V1.3	1. Added descriptions on features related to Hall-based sensor and abnormal hall input detection (HALLERR); 2. Updated drive current in section 1.4 Key Parameters and section 3 Ordering Information; 3. Updated pinout diagram and some descriptions on pins; 4. Updated section 2 Package Information; 5. Modified the minimum value of VB UVLO Lockout Voltage V_{BUVL} in Table 4-3 Global Electrical Characteristics from "10.5V" to "8.5V"; 6. Added section 4.6 Switching Characteristics; 7. Modified some descriptions.	2024/05/21	Eric Deng

Copyright Notice

Copyright by Fortior Technology (Shenzhen) Co., Ltd. All Rights Reserved.

Right to make changes — Fortior Technology (Shenzhen) Co., Ltd. reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. The information contained in this manual is provided for the general use by our customers. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Fortior Technology (Shenzhen) Co., Ltd. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

This manual is copyrighted by Fortior Technology (Shenzhen) Co., Ltd. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the expressly written permission from Fortior Technology (Shenzhen) Co., Ltd. You may not alter or remove any copyright or other notice from copies of this content.

If there are any differences between the Chinese and the English contents, please take the Chinese version as the standard.

Fortior Technology (Shenzhen) Co., Ltd.

Room 203, 2/F, Building No.11, Keji Central Road 2,
Software Park, High-Tech Industrial Park, Shenzhen, P.R. China 518057
Tel: 0755-26867710
Fax: 0755-26867715
URL: <http://www.fortiortech.com>

Contained herein

Copyright by Fortior Technology (Shenzhen) Co., Ltd. All rights reserved.