

SNx5DPHY440SS MIPI® CSI-2/DSI DPHY 重定时器

1 特性

- 符合 MIPI® DPHY 1.1 规范
- 实现低成本电缆解决方案
- 在 1.5Gbps 速率下最多支持 4 条通道
 - CSI-2/DSI 时钟速率
 - 范围为 100MHz 至 750MHz
- 关断状态下的功耗低于 mW
- 支持 MIPI® DSI 双向 LP 模式
- 支持 ULPS 和 LP 功耗状态
- 可调输出电压摆幅
- 可选 TX 预加重电平
- 可调 RX EQ 以补偿 ISI 损耗
- 可配置边沿速率控制
- 动态数据和时钟偏移补偿
- ESD HBM 保护：3kV
- 工业温度范围：-40°C 至 85°C (SN65DPHY440SS)
- 商用温度范围：0°C 至 70°C (SN75DPHY440SS)
- 由 1.8V 单电源供电

2 应用

- 笔记本电脑
- 掀合式电脑
- 平板电脑
- 摄像头

3 说明

DPHY440 是一款 1 至 4 通道时钟 MIPI® DPHY 重定时器，用于重新生成 DPHY 信号。该器件符合 MIPI® DPHY 1.1 标准，可用于数据速率高达 1.5Gbps 的 MIPI® CSI-2 或 MIPI® DSI 应用。

该器件会补偿 PCB、连接器和电缆相关频率损耗和开关相关损耗，以在 CSI-2/DSI 源设备和接收设备之间提供最佳 DP 电气性能。DPHY440 DPHY 输入端具有可配置的均衡器。

输出引脚会自动补偿在器件输入端口上接收的时钟和数据间的不一致偏移。DPHY440 输出电压摆幅和边沿速率可分别通过更改 VSADJ_CFG0 引脚和 ERC 引脚的状态进行调节。


DPHY440 针对移动应用进行了优化，并且在 DPHY 链路接口上装有活动检测电路，以便在检测到 ULPS 和 LP 状态时切换到低功耗模式。

SN65DPHY440SS 可在 -40°C 至 85°C 的工业级温度范围内运行，而 SN75DPHY440SS 可在 0°C 至 70°C 的商业级温度范围内运行。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
SN65DPHY440SS SN75DPHY440SS	WQFN (28)	5.5mm × 3.5mm

- (1) 有关所有可用封装，请参阅节 10。
- (2) 封装尺寸（长 × 宽）为标称值，并包括引脚（如适用）。



典型应用



Table of Contents

1 特性	1	6.3 Feature Description.....	12
2 应用	1	6.4 Device Functional Modes.....	14
3 说明	1	6.5 Register Maps.....	15
4 Pin Configuration and Functions	3	7 Application and Implementation	21
5 Specifications	5	7.1 Application Information.....	21
5.1 Absolute Maximum Ratings.....	5	7.2 Typical Application, CSI-2 Implementations.....	21
5.2 ESD Ratings.....	5	7.3 Power Supply Recommendations.....	26
5.3 Recommended Operating Conditions.....	5	7.4 Layout.....	27
5.4 Thermal Information.....	5	8 Device and Documentation Support	28
5.5 Electrical Characteristics, Power Supply.....	6	8.1 接收文档更新通知.....	28
5.6 Electrical Characteristics.....	6	8.2 支持资源.....	28
5.7 Timing Requirements.....	7	8.3 Trademarks.....	28
5.8 Switching Characteristics.....	8	8.4 静电放电警告.....	28
5.9 Typical Characteristics.....	10	8.5 术语表.....	28
6 Detailed Description	11	9 Revision History	28
6.1 Overview.....	11	10 Mechanical, Packaging, and Orderable Information	29
6.2 Functional Block Diagram.....	11		

4 Pin Configuration and Functions




图 4-1. RHR Package 28 Pin (WQFN) Top View

表 4-1. Pin Functions

PIN		I/O	INTERNAL PULLUP/PULLDOWN	DESCRIPTION
NAME	NO.			
DA0P	1	100-Ω Differential Input		CSI-2/DSI Lane 0 Differential positive Input. Supports DSI LP Backchannel. If unused, this pin should be tied to GND.
DA0N	2			CSI-2/DSI Lane 0 Differential negative Input. Supports DSI LP Backchannel. If unused, this pin should be tied to GND.
DA1P	3	100-Ω Differential Input (Failsafe)		CSI-2/DSI Lane 1 Differential positive Input. If unused, this pin should be tied to GND.
DA1N	4			CSI-2/DSI Lane 1 Differential negative input. If unused, this pin should be tied to GND.
DACP	5	100-Ω Differential Input (Failsafe)		CSI-2/DSI Differential Clock positive Input
DACN	6			CSI-2/DSI Differential Clock negative Input
DA2P	7	100-Ω Differential Input (Failsafe)		CSI-2/DSI Lane 2 Differential positive Input. If unused, this pin should be tied to GND.
DA2N	8			CSI-2/DSI Lane 2 Differential negative Input. If unused, this pin should be tied to GND.
DA3P	9	100-Ω Differential Input (Failsafe)		CSI-2/DSI Lane 3 Differential positive Input. If unused, this pin should be tied to GND.
DA3N	10			CSI-2/DSI Lane 3 Differential negative Input. If unused, this pin should be tied to GND.
VCC	11	Power		1.8V (±10%) Supply.
VREG_OUT	12	Power		1.2 V Regulator Output. Requires a 0.1 μF capacitor to GND.
EQ/SCL	13	I/O (3-level)	PU (100K) PD (100K)	RX Equalization Select. Pin state sampled on rising edge of RSTN. This pin also functions as I ² C SCL pin. V _{IL} = 0 dB V _{IM} = 2.5 dB V _{IH} = 5 dB
ERC/SDA	14	I/O (3-level)	PU (100K) PD (100K)	Edge Rate Control for DB[4:0]P/N High speed transmitter rise and fall time. Pin state sampled on rising edge of RSTN. This pin also functions as I ² C SDA pin. V _{IL} = 200 ps typical V _{IM} = 150 ps typical V _{IH} = 250 ps typical

表 4-1. Pin Functions (续)

PIN		I/O	INTERNAL PULLUP/PULLDOWN	DESCRIPTION
NAME	NO.			
DB3N	15	100-Ω Differential Output		CSI-2/DSI Lane 3 Differential negative Output. If unused, this pin should be left unconnected.
DB3P	16			CSI-2/DSI Lane 3 Differential positive Output. If unused, this pin should be left unconnected.
DB2N	17	100-Ω Differential Output		CSI-2/DSI Lane 2 Differential negative Output. If unused, this pin should be left unconnected.
DB2P	18			CSI-2/DSI Lane 2 Differential positive Output. If unused, this pin should be left unconnected.
DBCN	19	100-Ω Differential Output		CSI-2/DSI Differential Clock negative Output
DBCP	20			CSI-2/DSI Differential Clock positive Output
DB1N	21	100-Ω Differential Output		CSI-2/DSI Lane 1 Differential negative Output. If unused, this pin should be left unconnected.
DB1P	22			CSI-2/DSI Lane 1 Differential positive Output. If unused, this pin should be left unconnected.
DB0N	23	100-Ω Differential Output		CSI-2/DSI Lane 0 Differential negative Output. Supports DSI LP Back channel. If unused, this pin should be left unconnected.
DB0P	24			CSI-2/DSI Lane 0 Differential positive Output. Supports DSI LP Back channel. If unused, this pin should be left unconnected.
VDD	25	Power		This pin must be connected to the VREG_OUT pin through at least a 10-mil trace and a 0.1 μF capacitor to ground.
PRE_CFG1	26	I/O (3-level)	PU (100K) PD (100K)	Controls DPHY TX HS pre-emphasis level and the LP TX rise and fall times. Pin state is sampled on the rising edge of RSTN. $V_{IL} = 0$ dB $V_{IM} = 0$ dB $V_{IH} = 2.5$ dB
VSADJ_CFG0	27	I (3-level)	PU (100K) PD (100K)	Controls output voltage swing for DB HS transmitters and the LP TX rise and fall times. Pin state is sampled on the rising edge of RSTN. Refer to 表 6-3 for details on voltage swing settings based on this pin and PRE_CFG1 sampled state. $V_{IL} = 200$ mV or 220 mV based on PRE_CFG1 sampled state. $V_{IM} = 200$ mV typical $V_{IH} = 220$ mV typical
RSTN	28	I	PU (300K)	Reset, active low. When low, all internal CSR are reset to default and DPHY440 is placed in low power state.
GND	Thermal pad	GND		Ground.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range	V _{CC}	– 0.3	2.175	V
Voltage range	DPHY Lane I/O Differential Voltage	– 0.3	1.4	V
	RSTN	– 0.3	2.175	V
	All other terminals	– 0.3	2.175	V
Maximum junction temperature, T _J			105	°C
Storage temperature, T _{stg}		– 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	1.62	1.8	1.98	V
T _A	Operating free-air temperature [SN65DPHY440SS]	– 40		85	°C
	Operating free-air temperature [SN75DPHY440SS]	0		70	

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SNx5DPHY440SS	UNIT
		RHR (WQFN)	
		12 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	42.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	32.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	12.8	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	12.6	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	5.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

5.5 Electrical Characteristics, Power Supply

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
PACTIVE1_SS	Power under normal operation for 4 data lanes + clock.	DPHY Lanes at 1 Gbps; V_{CC} supply stable, $V_{CC} = 1.8$ V;		150		mW
PACTIVE2_SS	Power under normal operation for 2 data lanes + clock.	DPHY Lanes 1 Gbps; V_{CC} supply stable, $V_{CC} = 1.8$ V;		115		mW
PLP11_SS	LP11 Power	All DPHY lanes in LP11; V_{CC} supply stable; $V_{CC} = 1.8$ V;		14		mW
PRSTN_SS	RSTN Power	RSTN held in asserted state (low); V_{CC} supply stable; $V_{CC} = 1.8$ V;		0.75		mW

5.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Standard IO (RSTN, ERC, EQ, CFG[1:0])					
V_{IL}	Low-level control signal input voltage			$0.2 \times V_{CC}$	V
V_{IM}	Mid-level control signal input voltage		$V_{CC} / 2$		V
V_{IH}	High-level control signal input voltage	$0.8 \times V_{CC}$			V
V_F	Floating Voltage	$V_{IN} = \text{High Impedance}$	$V_{CC} / 2$		V
V_{OL}	Low level output voltage (open-drain). ERC (SDA) only	At I_{OL} max.		$0.2 \times V_{CC}$	V
I_{OL}	Low Level Output Current			3	mA
I_{IH}	High level input current			± 36	μ A
I_{IL}	Low level input current			± 36	μ A
R_{PU}	Internal pull-up resistance		100		k Ω
R_{PD}	Internal pull-down resistance		100		k Ω
$R_{(RSTN)}$	RSTN control input pullup resistor		300		k Ω
MIPI Input Leakage (DA1P/N, DA2P/N, DA3P/N, DACP/N)					
I_{Ikg}	Input failsafe leakage current	$V_{CC} = 0$ V; $V_{DD} = 0$ V; MIPI DPHY pulled up to 1.35 V	- 65	65	μ AV
MIPI DPHY HS RECIEVER INTERFACE (DA0P/N, DA1P/N, DA2P/N, DA3P/N, DACP/N)					
$V_{(CM-RX_DC)}$	Differential Input Common-mode voltage HS Receive mode	$V_{(CM-RX)} = (V_{A \times P} + V_{A \times N}) / 2$	70	330	mV
$ V_{ID} $	HS Receiver input differential voltage	$ V_{ID} = V_{A \times P} - V_{A \times N} $	70		mV
$V_{IH(HS)}$	Single-ended input high voltage			460	mV
$V_{IL(HS)}$	Single-ended input low voltage		- 40		mV
$R_{(DIFF-HS)}$	Differential input impedance		80	100	125 Ω
$V_{(RXEQ0)}$	RX EQ gain when EQ/SCL pin $\leq V_{IL}$		0		dB
$V_{(RXEQ1)}$	RX EQ gain when EQ/SCL pin = V_{IM}	At 750 MHz	2.5		dB
$V_{(RXEQ2)}$	RX EQ gain when EQ/SCL pin $\geq V_{IH}$	At 750 MHz	5		dB
MIPI DPHY LP Receiver Interface (DA0P/N, DA1P/N, DA2P/N, DA3P/N, DACP/N, DB0P/N)					
$V_{(LPIH)}$	LP Logic 1 Input Voltage		880		mV
$V_{(LPIL)}$	LP Logic 0 Input voltage			550	mV
$V_{(HYST)}$	LP Input Hysteresis		25		mV
MIPI DPHY HS Transmitter Interface (DB0P/N, DB1P/N, DB2P/N, DB3P/N, DBCP/N)					
$V_{(CMTX)}$	HS Transmit static common-mode voltage	$V_{(CMTX)} = (V_{(BP)} + V_{(BN)}) / 2$	150	200	300 mV
$ \Delta V_{(CMTX)(1,0)} $	VCMTX mismatch when output is Differential-1 or differential-0.	$\Delta V_{(CMTX)(1,0)} = (V_{(CMTX)(1)} - V_{(CMTX)(0)}) / 2$		5	mV
$ V_{OD(VD0)} $	HS Transmit differential voltage for CFG0 = 2' b00 with TX pre-emphasis disabled or for non-transition bit when TX pre-emphasis is enabled.	$ V_{OD} = V_{(DP)} - V_{(DN)} $	140	180	220 mV

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ V_{OD(VD1)} $	HS Transmit differential voltage for CFG0 = V_{IH} with TX pre-emphasis disabled or for non-transition bit when TX pre-emphasis is enabled.	160	200	250	mV
$ V_{OD(VD2)} $	HS Transmit differential voltage for CFG0 = V_{IH} with TX pre-emphasis disabled or for non-transition bit when pre-emphasis is enabled..	170	220	270	mV
$ \Delta V_{OD} $	V_{OD} mismatch when output is differential-1 or differential-0.	$\Delta V_{OD} = \Delta V_{O(D1)} - \Delta V_{O(D0)} $			14 mV
$V_{OH(HS)}$	HS Output high voltage for non-transition bit.	CFG0 $\geq V_{IH}$ HS Pre = 2.5 dB			430 mV
$V_{(PRE1)}$	Pre-emphasis Level for HSTX_PRE = 2' b00.. Refer to 图 5-3	PRE = 20 x LOG ($V_{OD(TBX)} / V_{OD(VDX)}$)			1.5 dB
$V_{(PRE2)}$	Pre-emphasis level for HSTX_PRE = 2' b1X. Refer to 图 5-3	PRE = 20 x LOG ($V_{OD(TBX)} / V_{OD(VDX)}$)			2.5 dB

MIPI DPHY LP Transmitter Interface (DB0P/N, DB1P/N, DB2P/N, DB3P/N, DBCP/N, DA0P/N)

$V_{(LPOH)}$	LP Output High Level	1.1	1.2	1.3	V
$V_{(LPOL)}$	LP Output Low Level	- 50		50	mV
$V_{IH(CD)}$	LP Logic 1 contention threshold	450			mV
$V_{IL(CD)}$	LP Logic 0 contention threshold			200	mV
$Z_{O(LP)}$	Output Impedance of LP transmitter	110			Ω

5.7 Timing Requirements

		MIN	NOM	MAX	UNIT
I²C (ERC (SDA), EQ (SCL))					
$t_{HD,STA}$	Hold Time (repeated) START condition. After this period, the first clock pulse is generated	4			μ s
t_{LOW}	Low period of SCL clock	4.7			μ s
t_{HIGH}	High period of SCL clock	4			μ s
$t_{SU,STA}$	Setup time for a repeated START condition	4.7			μ s
$t_{HD,DAT}$	Data hold time	5			ns
$t_{SU,DAT}$	Data setup time	250			ns
$t_{SU,STO}$	Setup time for STOP condition	4			μ s
t_{BUF}	Bus free time between a STOP and START condition	4.7			μ s
f_{CLK}	I ² C clock frequency	0		100	kHz
MIPI DPHY HS Interface					
t_{HSPD}	Propagation delay from DA to DB.	4 + 12ns		4 + 40ns	UI
t_{DBC_DCYCLE}	DAC to DBC output duty cycle distortion percentage	750 MHz clock with 50%-50% duty cycle at DAC input.	- 5	5	%
$t_{SKEW-TX-1G}$	Data to Clock variation from 0.5UI. Refer to 图 5-2	Datarate $\leq$ 1 Gbps	- 0.1	0.1	UI
$t_{SETUP-RX-1G}$	Data to Clock setup time. Refer to 图 5-2	Datarate $\leq$ 1 Gbps	0.1		UI
$t_{HOLD-RX-1G}$	Clock to data hold time. Refer to 图 5-2	Datarate $\leq$ 1 Gbps	0.1		UI
$t_{SKEW-TX-1P5G}$	Data to Clock variation from 0.5UI. Refer to 图 5-2	Datarate > 1 Gbps	- 0.15	0.15	UI
$t_{SETUP-RX-1P5G}$	Data to Clock setup time. Refer to 图 5-2	Datarate > 1 Gbps	0.15		UI
$t_{HOLD-RX-1P5G}$	Clock to data hold time. Refer to 图 5-2	Datarate > 1 Gbps	0.15		UI

5.8 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
I ² C (ERC (SDA), EQ (SCL))						
F _(SCL)	I ² C Clock Frequency				100	kHz
t _F _I ² C	Fall time of both SDA and SCL signals	Load of 350 pF with 2-K pullup resistor. Measure at 30% - 70%			300	ns
t _R _I ² C	Rise Time of both SDA and SCL signals				1000	ns
DPHY LINK						
F _(BR)	Bit Rate				1.5	Gbps
F _(HSCLK)	HS Clock Input range		100		750	MHz
F _(DESKEW)	Automatic Deskew range		220		750	MHz
MIPI DPHY HS Receiver Interface (DA0P/N, DA1P/N, DA2P/N, DA3P/N, DACP/N)						
ΔV _(CMRX_HF)	Common-mode Interface beyond 450 MHz				100	mV
ΔV _(CMRX_LF)	Common-mode interference 50 MHz - 450 MHz		- 50		50	mV
MIPI DPHY HS Transmitter Interface (DB0P/N, DB1P/N, DB2P/N, DB3P/N, DBCP/N)						
ΔV _(CMRX_HF)	Common-level variations above 450 MHz				5	mVrms
ΔV _(CMRX_LF)	Common-level variation between 50 MHz - 450 MHz.				25	mVpeak
t _R and t _F	20% - 80% rise time and fall time	Datarate ≤ 1 Gbps			0.3	UI
		Datarate > 1 Gbps			0.35	UI
			100			ps
MIPI DPHY LP Receiver Interface (DA0P/N, DA1P/N, DA2P/N, DA3P/N, DACP/N, DB0P/N)						
θ _{SPIKE}	Input Pulse rejection				300	V ps
t _{MIN} (RX)	Minimum pulse width response		20			ns
V _(INT)	Peak interference amplitude				200	mv
F _(INT)	Interference Frequency		450			Mhz
t _(LP-PULSE-RX)	Pulse Width of the XOR of DAxP and DAxN	First LP XOR clock pulse after Stop state or last pulse before Stop state.	42			ns
		All other pulses.	22			ns
MIPI DPHY LP Transmitter Interface (DB0P/N, DB1P/N, DB2P/N, DB3P/N, DBCP/N, DA0P/N)						
t _{REOT}	30% - 85% rise time and fall time	Measured at end of HS transmission.			35	ns
t _(LP-PULSE-TX)	Pulse Width of the LP XOR clock	First LP XOR clock pulse after Stop state or last pulse before Stop state	40			ns
		All other pulses	20			ns
t _(LP-PER-TX)	Period of the LP XOR clock		90			ns
δ V/ δ t _{sr}	Slew Rate at C _{LOAD} = 70 pF				150	mV/ns
	Slew Rate at C _{LOAD} = 0 pF Falling edge only		30			mV/ns
	Slew Rate at C _{LOAD} = 0 pF Rising edge only		30			mV/ns
C _{LOAD}	Load Capacitance				70	pF

(1) (1) All typical values are at V_{CC} = 3.3 V, and T_A = 25°C.




图 5-1. I²C Timing




图 5-2. DPHY HS RX and TX Timing




图 5-3. DPHY HS TX Pre-Emphasis

5.9 Typical Characteristics




图 5-4. Return Loss (R_L), Transmitter




图 5-5. Return Loss (R_L), Receiver

6 Detailed Description

6.1 Overview

The DPHY440SS is a one to four lane and clock MIPI DPHY re-driver that regenerates the DPHY signaling. The device complies with MIPI DPHY 1.1 standard and can be used in either a MIPI CSI-2 or MIPI DSI application at data rates of up to 1.5 Gbps.


The device compensates for PCB, connector, and cable related frequency loss and switching related loss to provide the optimum electrical performance from a CSI2/DSI source to sink. The DPHY440 DPHY inputs feature configurable equalizers.

The output pins will automatically compensate for uneven skew between clock and data lanes. The DPHY440 output swing and edge rate can be adjusted by changing the state of the VSADJ_CFG0 pin and ERC pin respectively.

The DPHY440 is optimized for mobile applications, and contains activity detection circuitry on the DPHY Link interface that can transition into a lower power mode when in ULPS and LP states.

The device is characterized for an extended operational temperature range from – 40°C to 85°C.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 HS Receive Equalization

The DPHY440 supports three levels of receive equalization to compensate for ISI loss in the channel. These three levels are 0 dB, 2.5 dB, and 5 dB at 750MHz. The equalization level used by the DPHY440 is determined by the state of the EQ/SCL pin at the rising edge of RSTN. If necessary, the receiver equalization level can also be set through writing to the RXEQ register via the local I²C interface

表 6-1. EQ/SCL Pin Functions

EQ/SCL PIN	HS RX EQUALIZATION
$\leq V_{IL}$	0 dB
V_{IM}	2.1 dB at 500 MHz / 2.5 dB at 750 MHz
$\geq V_{IH}$	4 dB at 500 MHz / 5 dB at 750 MHz

6.3.2 HS TX Edge Rate Control

The DPHY440 supports control of the rise and fall time for the DB[3:0]P/N and DBCP/N High Speed (HS) transmitters. Depending on system operating data rate, the HS edge rate may need to be adjusted to help improve EMI performance. The HS edge rate setting is determined through the sampled state of ERC/SDA pin at the rising edge of RSTN. If necessary, the HS edge rate can be adjusted by writing to the HS_ERC register via the local I²C interface.

表 6-2. 8.3.2 HS TX Edge Rate Control

ERC/SDA PIN	HS RISE/FALL TIMES
$\leq V_{IL}$	200 ps typical
V_{IM}	150 ps typical
$\geq V_{IH}$	250 ps typical

The DPHY440 also supports edge rate control for the LP interface. The adjustment of LP TX edge rate is determined by the state of the VSADJ_CFG0 and PRE_CFG1 pins as depicted in 表 6-3, but can also be modified by changing LP_ERC register through the local I²C interface

6.3.3 TX Voltage Swing and Pre-Emphasis Control

In some applications, the DPHY440 may be placed at a location in the system where the channel from DPHY440 DB[3:0]P/N interface to the DPHY Sink (CSI-2 or DSI) is extremely long and the DPHY Sink does not have enough receive equalization to compensate for the ISI loss. In this application, the system architect may want to use the DPHY440 TX pre-emphasis feature to compensate for the lack of equalization at the DPHY sink. The DPHY440 provides two levels of pre-emphasis: 0 dB, and 2.5 dB. The TX pre-emphasis settings is determined through the sampled state of PRE_CFG[1:0] pins at the rising edge of RSTN. If necessary, the TX pre-emphasis settings can be adjusted by writing to the HSTX_PRE register through the local I²C interface.

This feature must only be used when the HS pre-emphasis bit (transition bit) is attenuated by the channel. Enabling pre-emphasis in a system that has little channel loss (transition bit is not attenuated) may result in negative impact to system performance.

表 6-3. HS Voltage Swing, HS Pre-Emphasis, LPTX Edge Rate Controls

VSADJ_CFG0	PRE_CFG1	HS TX VOD	HS TX PRE-EMPHASIS	DB[3:0] LP TX RISE/FALL TIME
$\leq V_{IL}$	$\leq V_{IL}$	200 mV	0 dB	18 ns
V_{IM}	$\leq V_{IL}$	200 mV	0 dB	27 ns
$\geq V_{IH}$	$\leq V_{IL}$	220 mV	0 dB	18 ns
$\leq V_{IL}$	V_{IM}	200 mV	0 dB	27 ns
V_{IM}	V_{IM}	200 mV	0 dB	21 ns
$\geq V_{IH}$	V_{IM}	220 mV	0 dB	21 ns
$\leq V_{IL}$	$\geq V_{IH}$	220 mV	2.5 dB	27 ns
V_{IM}	$\geq V_{IH}$	200 mV	2.5 dB	21 ns
$\geq V_{IH}$	$\geq V_{IH}$	220 mV	2.5 dB	21 ns

6.3.4 Dynamic De-skew

The DPHY440 implements a dynamic de-skew feature which will continuously de-skew the HS data received on the DA[3:0]P/N interface and provide a retimed version on the DB[3:0]P/N interface. The retimed version is centered within the DBCP/N clock.




图 6-1. Dynamic De-skew

备注

The dynamic de-skew feature is only enabled in HS mode, and causes a 2 clock (4 UI) delay of data while data traverses from DA to DB.

6.4 Device Functional Modes




图 6-2. Functional Modes

6.4.1 Shutdown Mode

The DPHY440 can be placed into a low power consumption state by asserting the RSTN pin low while maintaining a stable V_{CC} and V_{DD} power supply. While in the Shutdown state, the DPHY440 drives DB[3:0]P/N and DBCP/N pins to the LP00 state. The DPHY440 ignores all activity on the DA[3:0]P/N and DACP/N pins while in Shutdown mode. The Shutdown mode is exited by deasserting the RSTN pin high. Upon exiting Shutdown mode, the DPHY440 enters LP Mode operation and pass what is received on the DA interface to the DB interface.

6.4.2 LP Mode

In this mode, the DPHY440 passes LP signals between DA[3:0]P/N and DB[3:0]P/N. The internal terminations for the HS receiver and HS transmitter are disabled when operating in this mode.

The MIPI DSI specification defines bidirectional communication between the host and peripheral. When a response is needed by the peripheral, the response is returned using LP signaling from DB0P/N to DA0P/N. The DPHY440 only supports this communication over lane 0 (DB0P/N to DA0P/N). The remaining lanes cannot be used for LP communications from peripheral to host (reverse direction).

6.4.3 ULPS Mode

The DPHY440 is continuously monitoring the DPHY LP protocol for entry into the ULPS state. Upon entry into the ULPS state, the DPHY440 keeps active the logic necessary for LP signaling (LP rx, LPtx, LP state machine, so forth). All logic needed for HS operation are disabled. This allows for a lower power state than can be achieved when in operating other LP power states.

备注

ULPS mode can only be entered from LP Mode.

6.4.4 HS Mode

The HS mode is entered when the required sequence of LP signals is detected by the LP state machine. In this mode, the internal termination for both the HS receiver and HS transmitter is enabled and the dynamic de-skew feature is enabled. The DPHY440 remains in this mode until a HS exit is detected by the LP state machine. Upon detecting the HS exit, the DPHY440 immediately transitions to *LP Mode*.

6.5 Register Maps

The DPHY440 local I²C interface is enabled when RSTN is input high. Access to the CSR registers is supported during ultra-low power state (ULPS). The EQ/SCL and ERC/SDA terminals are used for I²C clock and I²C data respectively. The DPHY440 I²C interface conforms to the two-wire serial interface defined by the I²C Bus Specification, Version 2.1 (January 2000) and supports up to 100 kHz.

The device address byte is the first byte received following the START condition from the controller device. The 7 bit device address for DPHY440 is factory preset to 1101100.

表 6-4. DPHY440 I²C Target Address Description

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)
1	1	0	1	1	0	0	0/1
Address Cycle is 0xD8 (Write) and 0xD9 (Read)							

The following procedure should be followed to write to the DPHY440 I²C registers:

1. The controller initiates a write operation by generating a start condition (S), followed by the DPHY440 7-bit address and a zero-value “W/R” bit to indicate a write cycle.
2. The DPHY440 acknowledges the address cycle.
3. The controller presents the sub-address (I²C register within DPHY440) to be written, consisting of one byte of data, MSB-first
4. The DPHY440 acknowledges the sub-address cycle.
5. The controller presents the first byte of data to be written to the I²C register.
6. The DPHY440 acknowledges the byte transfer.
7. The controller may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the DPHY440.
8. The controller terminates the write operation by generating a stop condition (P).

The following procedure should be followed to read the DPHY440 I²C registers:

1. The controller initiates a read operation by generating a start condition (S), followed by the DPHY440 7-bit address and a one-value “W/R” bit to indicate a read cycle
2. The DPHY440 acknowledges the address cycle.
3. The DPHY440 transmit the contents of the memory registers MSB-first starting at register 00h or last read sub-address+1. If a write to the DPHY440 I²C register occurred prior to the read, then the DPHY440 starts at the sub-address specified in the write.
4. The DPHY440 will wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the controller after each byte transfer; the I²C controller acknowledges reception of each data byte transfer.
5. If an ACK is received, the DPHY440 transmits the next byte of data.
6. The controller terminates the read operation by generating a stop condition (P).

The following procedure should be followed for setting a starting sub-address for I²C reads:

1. The controller initiates a write operation by generating a start condition (S), followed by the DPHY440 7-bit address and a zero-value “W/R” bit to indicate a write cycle.
2. The DPHY440 acknowledges the address cycle.
3. The controller presents the sub-address (I²C register within DPHY440) to be written, consisting of one byte of data, MSB-first.
4. The DPHY440 acknowledges the sub-address cycle.
5. The controller terminates the write operation by generating a stop condition (P).

备注

If no sub-addressing is included for the read procedure, and reads start at register offset 00h and continue byte by byte through the registers until the I²C controller terminates the read operation. If a I²C write occurred prior to the read, then the reads start at the sub-address specified by the write.

6.5.1 BIT Access Tag Conventions

A table of bit descriptions is typically included for each register description that indicates the bit field name, field description, and the field access tags. The field access tags are described in 表 6-5.

表 6-5. Tag Conventions

ACCESS TAG	NAME	DEFINITION
R	Read	The field may be read by software.
W	Write	The field may be written by software
S	Set	The field may be set by a write of one. Writes of zero to the field have no effect.
C	Clear	The field may be cleared by a write of one. Write of zero to the field have no effect.
U	Update	Hardware may autonomously update this field
N/A	No Access	Not accessible or not applicable

6.5.2 Standard CSR Registers (address = 0x000 - 0x07)

图 6-3. Standard CSR Registers (0x000 - 0x07)

7	6	5	4	3	2	1	0
DEVICE_ID							
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-6. Standard CSR Registers (0x000 - 0x07)

Bit	Field	Type	Reset	Description
7:0	DEVICE_ID	R	0	For the DPHY440 these fields return a string of ASCII characters returning “DPHY100”. Addresses 0x07 - 0x00 = {0x20, 0x30, 0x30, 0x31, 0x59, 0x48, 0x50, 0x44}

6.5.3 Standard CSR Register (address = 0x08)

图 6-4. Standard CSR Register (0x08)

7	6	5	4	3	2	1	0
DEVICE_REV							
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-7. Standard CSR Register (0x08)

Bit	Field	Type	Reset	Description
7:0	DEVICE_REV	R	0	Device revision.

6.5.4 Standard CSR Register (address = 0x09)

图 6-5. Standard CSR Register(0x09)

7	6	5	4	3	2	1	0
Reserved				RXEQ_CLK.		RXEQ_DATA	
R	RW	RW	RW	RW	RW	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-8. Standard CSR Register (0x09)

Bit	Field	Type	Reset	Description
7:4	Reserved	R	0	Reserved
3:2	RXEQ_CLK	RW	0	This field selects the EQ level of the DACP/N. The value in this field will match the sampled state of EQ/SCL pin at the rising edge of RSTN. Software can change the value of this field at a later time. 00 - 0 dB (EQ/SCL pin = V _{IL}) 01 - 2.5 dB (EQ/SCL pin = V _{IM}) 10 - Reserved. 11 - 5 dB (EQ/SCL pin = V _{IH})
1:0	RXEQ_DATA	RW	0	This field selects the EQ level of the DA[3:0]P/N. The value in this field will match the sampled state of EQ/SCL pin at the rising edge of RSTN. Software can change the value of this field at a later time. 00 - 0 dB. (EQ/SCL pin = V _{IL}) 01 - 2.5 dB (EQ/SCL pin = V _{IM}) 10 - Reserved. 11 - 5 dB. (EQ/SCL pin = V _{IH})

6.5.5 Standard CSR Register (address = 0x0A)

图 6-6. Standard CSR Register (0x0A)

7	6	5	4	3	2	1	0
LPTXDA_ERC		LPTXDB_ERC		Reserved		HSC_ERC	
RW	RW	RW	RW	R	R	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-9. Standard CSR Register (0x0A)

Bit	Field	Type	Reset	Description
7:6	LPTXDA_ERC	RW	0	This field controls the edge rate of the DA0P/N LP transmitters. 00 - 18 ns at 70 pF (Default) 01 - 21 ns at 70 pF 10 - 15 ns at 70 pF 11 - 27 ns at 70 pF
5:4	LPTXDB_ERC	RW	0	This field controls the edge rate of the DB[3:0]P/N LP transmitters. The value in this field will be updated by hardware based on the state of the CFG[1:0] pin. Refer to 表 6-3 for settings based on sampled state of CFG[1:0] Software can change the value of this field at a later time. 00 - 18 ns at 70 pF 01 - 21 ns at 70 pF 10 - 15 ns at 70 pF 11 - 27 ns at 70 pF
3:2	Reserved	R		Reserved

表 6-9. Standard CSR Register (0x0A) (续)

Bit	Field	Type	Reset	Description
1:0	HSC_ERC	RW	0	This field controls the edge rate of the DBCP/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. 00 - 200 ps at 1 Gbps. (ERC pin = V _{IL}) 01 - 150 ps at 1 Gbps. (ERC pin = V _{IM}) 10 - 250 ps at 1 Gbps. (ERC pin = V _{IH}) 11 - 300 ps at 1 Gbps

6.5.6 Standard CSR Register (address = 0x0B)

图 6-7. Standard CSR Register (0x0B)

7	6	5	4	3	2	1	0
HSDB3_ERC		HSDB2_ERC		RHSD1_ERC		HSDB0_ERC	
RW	RW	RW	RW	RW	RW	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-10. Standard CSR Register (0x0B)

Bit	Field	Type	Reset	Description
7:6	HSDB3_ERC	RW	0	This field controls the edge rate of the DB3P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. 00 - 200 ps at 1 Gbps. (ERC pin = V _{IL}) 01 - 150 ps at 1 Gbps. (ERC pin = V _{IM}) 10 - 250 ps at 1 Gbps. (ERC pin = V _{IH}) 11 - 300 ps at 1 Gbps
5:4	HSDB2_ERC	RW	0	This field controls the edge rate of the DB2P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. 00 - 200 ps at 1 Gbps. (ERC pin = V _{IL}) 01 - 150 ps at 1 Gbps. (ERC pin = V _{IM}) 10 - 250 ps at 1 Gbps. (ERC pin = V _{IH}) 11 - 300 ps at 1 Gbps
3:2	RHSD1_ERC	RW	0	This field controls the edge rate of the DB1P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. 00 - 200 ps at 1 Gbps. (ERC pin = V _{IL}) 01 - 150 ps at 1 Gbps. (ERC pin = V _{IM}) 10 - 250 ps at 1 Gbps. (ERC pin = V _{IH}) 11 - 300 ps at 1 Gbps
1:0	HSDB0_ERC	RW	0	This field controls the edge rate of the DB0P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. 00 - 200 ps at 1 Gbps. (ERC pin = V _{IL}) 01 - 150 ps at 1 Gbps. (ERC pin = V _{IM}) 10 - 250 ps at 1 Gbps. (ERC pin = V _{IH}) 11 - 300 ps at 1 Gbps

6.5.7 Standard CSR Register (address = 0x0D)

图 6-8. Standard CSR Register (0x0D)

7	6	5	4	3	2	1	0
Reserved.	CDB0N_STATUS	CDB0P_STATUS	Reserved	CDA0N_STATUS	CDA0P_STATUS		
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-11. Standard CSR Register (0x0D)

Bit	Field	Type	Reset	Description
7:6	Reserved.	R		Reserved.
5	CDB0N_STATUS	R	0	0 - Contention not detected on DB0N interface.(default) 1 - Contention detected on DB0N interface
4	CDB0P_STATUS	R	0	0 - Contention not detected on DB0P interface.(default) 1 - Contention detected on DB0P interface
3:2	Reserved	R		Reserved
1	CDA0N_STATUS	R	0	0 - Contention not detected on DA0N interface.(default) 1 - Contention detected on DA0N interface
0	CDA0P_STATUS	R	0	0 - Contention not detected on DA0P interface.(default) 1 - Contention detected on DA0P interface

6.5.8 Standard CSR Register (address = 0x0E)

图 6-9. Standard CSR Register (0x0E)

7	6	5	4	3	2	1	0
Reserved	HSTX_VSADJ	Reserved	HSTX_PRE				
R	R	RW	RW	R	R	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-12. Standard CSR Register (0x0E)

Bit	Field	Type	Reset	Description
7:6	Reserved	R		Reserved
5:4	HSTX_VSADJ	RWU	0	This field controls the HS TX voltage swing level. The value of this field will match the sampled state of the CFG[1:0] pins. Software can change the value of this field at a later time. 00 - 180 mV 01 - 200 mV (CFG0 = V _{IM} or (CFG0 = V _{IL} and !CFG1 = V _{IH})) 1X - 220mV (CFG0 = V _{IH} or (CFG0 = V _{IL} and CFG1 = V _{IH}))
3:2	Reserved	R		Reserved
1:0	HSTX_PRE	RWU	0	This field controls the HS TX pre-emphasis level. The value of this field will match the sampled state of CFG1 pin. Software can change the value of this field at a later time. 00 - 1.5 dB 01 - 0 dB (CFG1 = V _{IM} or V _{IL}) 1X - 2.5 dB (CFG1 = V _{IH})

6.5.9 Standard CSR Register (address = 0x10) [reset = 0xFF]

图 6-10. Standard CSR Register (0x10)

7	6	5	4	3	2	1	0
LPTXDA_ERC							
RW	RW	RW	RW	RW	RW	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-13. Standard CSR Register (0x10)

Bit	Field	Type	Reset	Description
7:0	LPTXDA_ERC	RW	0xFF	This field represents the lower 8-bits of the 16-bit BTA_TIMEOUT register. Timer is reset to default state when BTA request is detected and is stopped when BTA is acknowledged. If BTA is not acknowledged before this timer expires, then DPHY440 will terminate BTA operation. This counter operates on the LPTX clock. Defaults to 0xFF.

6.5.10 Standard CSR Register (address = 0x11) [reset = 0xFF]

图 6-11. Standard CSR Register (0x11)

7	6	5	4	3	2	1	0
BTA_TIMEOUT_HI							
RW	RW	RW	RW	RW	RW	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

表 6-14. Standard CSR Register (0x11)

Bit	Field	Type	Reset	Description
7:0	BTA_TIMEOUT_HI	RW	0xFF	This field represents the upper 8-bits of the 16-bit BTA_TIMEOUT register. Timer is reset to default state when BTA request is detected and is stopped when BTA is acknowledged. If BTA is not acknowledged before this timer expires, then DPHY440 will terminate BTA operation. This counter operates on the LPTX clock. Defaults to 0xFF.

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

7.1 Application Information,

The DPHY440 supports up to 4 DSI DPHY lanes and a clock lane. One of the four lanes is used for back channel communications between GPU and DSI panel. DPHY440's lane 0 is the only lane that supports the back channel. For this reason, DPHY440 lane 0 must always be connected to lane 0 of GPU and panel.

Other combinations, like 1 and 3 lane, examples are not shown, but are fully supported by the DPHY440. For all DSI implementations, the polarity must be maintained between the DSI Source and DSI Sink. The DPHY440 does not support polarity inversion.

7.2 Typical Application, CSI-2 Implementations

The DPHY440 supports 4 CSI-2 DPHY lanes plus a clock. Unlike DSI, CSI-2 does not have a back channel path. Because of this, there is no requirement on lane ordering. Because there is no lane ordering requirement, there are more combinations which can be implemented. All possible combinations are supported by the DPHY440. For all CSI-2 implementations, the polarity must be maintained between the CSI-2 Source and CSI-2 Sink. The DPHY440 does not support polarity inversion.




图 7-1. CSI-2 Example: Typical SNx5DPHY440SS Placement in the System




图 7-2. CSI-2 Two Lane Example

7.2.1 Design Requirements

Typically, in CSI-2 applications, the system trace length from the Camera (Source) to the DPHY440 device is different from that of the trace length from DPHY440 to the APU (Sink). Consequently, different pre-emphasis and equalization settings are required on the receiver and transmitter side of the device respectively.

For this design example, refer to 图 7-1 and 图 7-2. Shown is a CSI-2 system implementation in which the DPHY device is placed close to the Sink (APU). Here, the input trace length is about 12 inch while the output trace length is just 1 inch. The input signal characteristics assumed are shown in 表 7-1.

表 7-1. Design Parameters

PARAMETER	VALUE
Data Rate (200 Mbps to 1.5 Gbps)	1 Gbps
Input trace length	12 inch
Output trace length	1 inch
Trace width	10 mils

7.2.2 Detailed Design Procedure

The typical example describes how to configure the VSADJ, PRE, EQ and ERC configuration pins of the DPHY440 device based on the board trace length between the Source (Camera) and DPHY440 and the DPHY440 and Sink (APU). Actual configuration settings might differ due to additional factors such as board layout, and connectors used in the signal path.

Though the data rate in this example is 1 Gbps, device is placed near to the Sink, with a short output trace of 1 inch. Consequently, the ERC pin can be configured to have a rise/fall time of 250 ps for the edge. Further, due to the short output trace, the PRE pin must be configured to a setting of 0 dB and the VSADJ to be 200 mV. The Application Curve in [图 7-6](#) shows the FR-4 loss characteristics of a 10 mil wide, 12 inch long trace. From this plot, the input signal trace suffers a loss of 1.5 dB at 500 MHz. Thus, the EQ setting can be either 0 dB or 2.5 dB. All the configuration settings and their corresponding inputs are tabulated in [表 7-2](#).

表 7-2. Configuration Pin Settings

PIN	SETTING	INPUT VALUE
VSADJ	200 mV	V_{IM}
PRE	0 dB	V_{IM}
EQ	0 dB or 2.5 dB	V_{IL} or V_{IM}
ERC	250 ps	V_{IH}

The configuration pins each have internal pull-up and pull-down resistors of 100 k Ω each. Thus, the recommendation is an external pull-up/pull-down resistors of about 10 k Ω each, to meet the requirement of the threshold levels for the V_{IL} and V_{IH} listed in the [Electrical Characteristics](#) table. The external resistors shown in [图 7-2](#) should be populated to produce corresponding configuration settings, according to the list given in [表 7-3](#).

表 7-3. Resistor Parameters

RESISTOR NAME	VALUE
R1	Leave unpopulated
R2	Leave unpopulated
R3	Leave unpopulated
R4	Leave unpopulated
R5	Leave unpopulated
R6	10 k Ω (EQ = 0 dB) or Leave unpopulated (EQ = 2.5 dB)
R7	10 k Ω
R8	Leave unpopulated

7.2.2.1 Reset Implementation

The DPHY440 RSTN input gives control over the device reset and to place the device into low power mode. It is critical to reset the digital logic of the DPHY440 after the V_{CC} supply is stable (that is, the power supply has reached the minimum recommended operating voltage). This is achieved by transitioning the RSTN input from a low level to a high level. A system may provide a control signal to the RSTN signal that transitions low to high after the power supply is (or supplies are) stable, or implement an external capacitor connected between RSTN and GND, to allow delaying the RSTN signal during power up. Both implementations are shown in 图 7-3 and 图 7-4.




图 7-3. External Capacitor Controlled RSTN




图 7-4. RSTN Input from Active Controller

When implementing the external capacitor, the size of the external capacitor depends on the power up ramp of the V_{CC} supply, where a slower ramp-up results in a larger value external capacitor.

Refer to the latest reference schematic for the DPHY440 device and/or consider approximately 200-nF capacitor as a reasonable first estimate for the size of the external capacitor.

When implementing an RSTN input from an active controller, it is recommended to use an open drain driver if the RSTN input is driven. This protects the RSTN input from damage of an input voltage greater than V_{CC} .




图 7-5. Power-Up Timing Requirements

表 7-4. Timing Requirements



	DESCRIPTION ⁽¹⁾	MIN	MAX
t_{D1}	V_{CC} stable before deassertion of RSTN.	100 μs	
t_{su2}	Setup of VSADJ_CFG0, PRE_CFG1, EQ and ERC pin before deassertion of RSTN.	0	
t_{h2}	Hold of VSADJ_CFG0, PRE_CFG1, EQ and ERC pin after deassertion of RSTN.	250 μs	

表 7-4. Timing Requirements (续)

	DESCRIPTION ⁽¹⁾	MIN	MAX
t _{VCC_RAMP}	V _{CC} supply ramp requirements	0.2 ms	100 ms

(1) Unused DAXP/N pins shall be tied to GND.

7.2.3 Application Curves



7.3 Power Supply Recommendations

Texas Instruments recommends a 0.1- μ F capacitor on each power pin.




图 7-8. Supply Implementation

7.4 Layout

7.4.1 Layout Guidelines

- DAXP/N and DB*P/N pairs should be routed with controlled 100- Ω differential impedance ($\pm 15\%$) or 50- Ω single-ended impedance ($\pm 15\%$).
- Keep away from other high speed signals.
- Keep lengths to within 5 mils of each other.
- Length matching should be near the location of mismatch.
- Each pair should be separated at least by 3 times the signal trace width.
- The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch causes by the bends and; therefore, minimize the impact bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
- Keep traces on layers adjacent to ground plane.
- Do NOT route differential pairs over any plane split.
- Adding Test points will cause impedance discontinuity and will; therefore, negatively impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

7.4.2 Layout Example




图 7-9. Example Layout

8 Device and Documentation Support

8.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.2 支持资源

TI E2E™ 中文支持论坛 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

MIPI® is a registered trademark of MIPI Alliance, Inc.

所有商标均为其各自所有者的财产。

8.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision C (August 2019) to Revision D (October 2024)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式.....	1
• 将提到 I ² C 的旧术语实例通篇更改为控制器和目标.....	1
• Changed t _{HD;DAT} units from μ s to ns in the <i>Timing Requirements</i> table.....	7
• Changed t _{SU;DAT} from 4 μ s minimum to 250ns minimum in the <i>Timing Requirements</i> table.....	7
• Added f _{CLK} parameter in the <i>Timing Requirements</i> table.....	7

Changes from Revision B (August 2017) to Revision C (August 2019)	Page
• Changed F _(BR) MAX value From: 1 Gbps To: 1.5 Gbps in the <i>Switching Characteristics</i> table.....	8

Changes from Revision A (April 2016) to Revision B (August 2017)	Page
• 将 <i>特性</i> 从“CSI-2/DSI 时钟速率范围为 100MHz 至 500MHz”更改为“CSI-2/DSI 时钟速率范围为 100MHz 至 750MHz”.....	1
• 将 <i>说明</i> 中的文本从“数据速率高达 1Gbps 的 MIPI DSI 应用。”更改为“数据速率高达 1.5Gbps 的 MIPI DSI 应用。”.....	1
• Changed V _{IH} = 4 dB To: V _{IH} = 5 dB in the <i>Pin Functions</i> table.....	3
• Added a Test Condition of EQ is at 750 MHz to V _(RXEQ1) in the <i>Electrical Characteristics</i> table.....	6

• Changed $V_{(RXEQ2)}$ TYP value From: 4 dB To: 5 dB in the <i>Electrical Characteristics</i> table	6
• Changed the MIPI DPHY HS Interface section in the <i>Timing Requirements</i> table.....	7
• Changed $F_{(HCLK)}$ From 500 μ sMHz To: 750 MHz in the <i>Switching Characteristics</i> table.....	8
• Changed $F_{(DESKEW)}$ from 500 MHz To: 750 MHz.	8
• Changed t_R and t_F Datarate Test Conditions and values	8
• Changed text From: application at datarates of up to 1 Gbps To: application at datarates of up to 1.5 Gbps in the <i>Overview</i> section.....	11
• Changed 表 6-1	12
• Changed 11 – 4 dB To: 11 – 5 dB for RXEQ_CLK in 表 6-8	17
• Changed 11 – 4 dB To: 11 – 5 dB for RXEQ_DATA in 表 6-8	17
• Changed From: Data Rate To: Data Rate (200 Mbps to 1.5 Gbps) in 表 7-1	22

Changes from Revision * (March 2016) to Revision A (April 2016)	Page
• 将特性中的“3kV ESD HBM 保护”更改为“2kV ESD HBM 保护”	1
• Changed From: (approx. 100K) To: (100K) in the <i>Pin Functions</i> table for pins 13 and 14.....	3
• Changed From: (approx. 100K) To: (100K) in the <i>Pin Functions</i> table for pins 26, 27, and 28.....	3
• Changed <i>ESD Ratings</i> values. HBM From: ± 2000 To: ± 3000 , and CDM Form: ± 500 To: ± 1000	5
• Changed $V_{(RXEQ2)}$ TYP value From: 5 dB To: 4 dB in the <i>Electrical Characteristics</i> table	6
• Added MIN and MAX values to $ V_{OD(VD0)} $, $ V_{OD(VD1)} $, and $ V_{OD(VD2)} $ in the <i>Electrical Characteristics</i> table.....	6
• Deleted rows Z_{OS} and ΔZ_{OS} from the <i>Electrical Characteristics</i> table.....	6
• Updated the MIPI DPHY LP Transmitter Interface section of the <i>Switching Characteristics</i> table.....	8
• Changed 5 dB to 4 dB in <i>HS Receive Equalization</i> and 表 6-1	12
• Changed 11 – 4 dB To: 11 – 5 dB in 表 6-8	17

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
\$N65DPHY440SSRHRF	Active	Production	WQFN (RHR) 28	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DPHY440
\$N65DPHY440SSRHR1	Active	Production	WQFN (RHR) 28	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DPHY440
\$N75DPHY440SSRHRF	Active	Production	WQFN (RHR) 28	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	DPHY440
\$N75DPHY440SSRHR1	Active	Production	WQFN (RHR) 28	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	DPHY440

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65DPHY440SSRHRR	WQFN	RHR	28	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN65DPHY440SSRHRT	WQFN	RHR	28	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN75DPHY440SSRHRR	WQFN	RHR	28	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN75DPHY440SSRHRT	WQFN	RHR	28	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65DPHY440SSRHRR	WQFN	RHR	28	3000	346.0	346.0	33.0
SN65DPHY440SSRHRT	WQFN	RHR	28	250	182.0	182.0	20.0
SN75DPHY440SSRHRR	WQFN	RHR	28	3000	346.0	346.0	33.0
SN75DPHY440SSRHRT	WQFN	RHR	28	250	182.0	182.0	20.0


GENERIC PACKAGE VIEW

RHR 28

WQFN - 0.8 mm max height



3.5 x 5.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4210249/B



4219075/A 11/2014


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RHR0028A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:15X



SOLDER MASK DETAILS

4219075/A 11/2014


NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

RHR0028A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
75% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4219075/A 11/2014

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司