

36 V Precision, Low Bias Current Op Amps

Features

- Low Offset Voltage:
 35 μV max (SOIC package)
 55 μV max (other packages)
- Low Offset Voltage Temperature Drift:
 0.5 μV/°C max (B Grade, SOIC package)
 1.0 μV/°C max (A Grade, SOIC package)
- Low Input Bias Current: 25 pA max
- Low Noise: 11 nV/\sqrt{Hz} (f = 1 kHz)
- Input Voltage Range Extends to Negative Power Supply
- CMRR: 120 dB min
- PSRR: 120 dB min (full temperature range)
- A_{Vol}: 120 dB min (full temperature range)
- · Supply Current: 1 mA/amplifier
- · Gain Bandwidth Product: 3 MHz, unit gain stable
- Single/dual Power Supply: ±2.25 V to ±18 V, 4.5 V to 36 V
- Specified Temperature Range: -40 °C to +125 °C

Applications

- Precision Data Acquisition
- Instrumentation
- Sensor Signal Conditioning
- Industrial Control
- · Communication Systems
- Smart Grid

General Description

ZJA3000 series high-precision continuous operational amplifiers featuring below 35 μV offset voltage, better than 0.5 $\mu V/^{\circ} C$ offset voltage drift, 25 pA input bias current and 11 nA $/\sqrt{Hz}$ low noise. These features make them exceptionally suitable for precision signal conditioning, such as precision sensor interface, voltage amplification, current to voltage conversion and filtering. ZJA3000 has single, dual and quad channel versions.


The ZJA3000 has a wide power supply voltage range, operating from ± 2.25 V to ± 18 V for dual-supply operation or 4.5 V to 36 V for single-supply. It further expands its input capabilities to negative rail, making it ideal for a variety of applications.

Ideal for demanding applications requiring precision and reliability, the ZJA3000 series boast the highest moisture sensitivity level (MSL-1), making them ideal for reflow soldering and high-volume production. They also operate reliably across a wide temperature range of -40 °C to +125 °C, making them perfect for precision sensor interfaces, medical instrumentation, and industrial control systems.

ZJA3000 series are available in single, dual, and quad configurations:

ZJA3000-1 (single): SOIC-8 and MSOP-8 ZJA3000-2 (dual): SOIC-8 and MSOP-8 ZJA3000-4 (quad): SOIC-14 and TSSOP-14

Application Examples



Typical Performance Characteristics

25 °C Offset Voltage Distribution, SOIC-8 Package




Table of contents

| Features | 1 |
|--|----|
| Applications | 1 |
| General Description | 1 |
| Application Examples | 1 |
| Typical Performance Characteristics | 1 |
| Table of contents | 2 |
| Version (Release C) | 3 |
| Revision History | 3 |
| Pin Configurations and Function Descriptions | 4 |
| Absolute Maximum Ratings | 7 |
| Thermal Resistance | 7 |
| Specifications | 8 |
| Typical Performance Characteristics | 10 |
| Theory of Operation | 16 |
| Post-package Trimming | 16 |
| Applications Information | 17 |

| Source Impedance, Input Bias Current Affect both | า Output |
|--|----------|
| Noise and System Offset Voltage | 17 |
| Input Common Mode Voltage Range | 17 |
| Exceptional Linearity | 17 |
| Output Phase Reversal | 18 |
| Overload Recovery Time | 18 |
| Over Temperature Protection | 18 |
| Input Bias Current Return Path | 19 |
| Applications and Implementation | 21 |
| Bandpass KRC Filter | 21 |
| ayout Guidelines | 22 |
| Layout Example | 23 |
| Outline Dimensions | 25 |
| Ordering Guide | 27 |
| Product Order Model | 28 |
| Related Parts | 20 |

Version (Release C) 1

Revision History

Nov 2024 - Release C

Updated Pin Configurations, Outline Dimensions, Ordering Guide, Orderable Device Explanation, Related Parts

May 2024

Updated Ordering Guide, Orderable Device Explanation, Related Parts

June 2023 - Release B

Updated Full Text Formatting

Added the registered trademark ZHIJINGTRIM®

September 2022 - Release A

Release C

the property of their respective owners.

Information furnished by ZJW Microelectronics is believed to be accurate and reliable. However, no responsibility is assumed by ZJW Microelectronics for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of ZJW Microelectronics. Trademarks and registered trademarks are

Pin Configurations and Function Descriptions




Figure 1. ZJA3000-1 Pin Configuration (8-lead SOIC and MSOP)

| Mnemonic | Pin No. | I/O¹ | Description | |
|----------|---------|------|--------------------------------|--|
| NC | 1, 5, 8 | | No internal circuit connection | |
| -IN | 2 | Al | Al Inverting input | |
| +IN | 3 | Al | Al Non-inverting input | |
| -Vs | 4 | | Negative power supply | |
| OUT | 6 | AO | AO Output | |
| +Vs | 7 | | Positive power supply | |

_

Al: Analog Input; P: Power; AO: Analog Output.




Figure 2. ZJA3000-2 Pin Configuration (8-lead SOIC and MSOP)

| Mnemonic | Pin No. | I/O 1 | Description | |
|----------|---------|--------------|----------------------------------|--|
| OUTA | 1 | AO | Channel A output | |
| -INA | 2 | Al | Channel A inverting input | |
| +INA | 3 | Al | Al Channel A non-inverting input | |
| -Vs | 4 | | Negative power supply | |
| +INB | 5 | Al | Al Channel B non-inverting input | |
| -INB | 6 | Al | Channel B inverting input | |
| OUTB | 7 | AO | Channel B output | |
| +Vs | 8 | | Positive power supply | |

-

Al: Analog Input; P: Power; AO: Analog Output.




Figure 3. ZJA3000-4 Pin Configuration (14-lead SOIC and TSSOP)

| Mnemonic | Pin No. | I/O 1 | Description | |
|----------|---------|--------------|-------------------------------|--|
| OUTA | 1 | AO | Channel A output | |
| -INA | 2 | Al | Channel A inverting input | |
| +INA | 3 | Al | Channel A non-inverting input | |
| +Vs | 4 | | Positive power supply | |
| +INB | 5 | Al | Channel B non-inverting input | |
| -INB | 6 | Al | Channel B inverting input | |
| OUTB | 7 | AO | Channel B output | |
| OUTC | 8 | AO | Channel C output | |
| -INC | 9 | Al | Channel C inverting input | |
| +INC | 10 | Al | Channel C non-inverting input | |
| -Vs | 11 | | Negative power supply | |
| +IND | 12 | Al | Channel D non-inverting input | |
| -IND | 13 | Al | Channel D inverting input | |
| OUTD | 14 | AO | Channel D output | |

Al: Analog Input; P: Power; AO: Analog Output.

Absolute Maximum Ratings ¹

| Parameter | Rating | | |
|---|--|--|--|
| Supply Voltage | 40 V | | |
| Input Voltage | ±V _{SY} | | |
| Input Current ² | ±10 mA | | |
| Differential Input Voltage | (+V _{SY})- (-V _{SY}) | | |
| Output Short-Circuit Duration to GND ³ | Continuous | | |
| Operating Temperature Range | -40 °C to +125 °C | | |
| Storage Temperature Range | -65 °C to +150 °C | | |
| Junction Temperature Range | -65 °C to +150 °C | | |
| Maximum Reflow Temperature ⁴ | 260 °C | | |
| Lead Temperature, Soldering (10 sec) | 300 °C | | |
| Electrostatic Discharge (ESD) 5 | | | |
| Human Body Model (HBM) ⁶ | 1.5 kV | | |
| Charged Device Model (CDM) 7 | 1 kV | | |

Thermal Resistance 8

| Package Type | θЈΑ | θυς | Unit |
|--------------|-----|-----|------|
| SOIC-8 | 158 | 43 | °C/W |
| SOIC-14 | 120 | 36 | °C/W |
| MSOP-8 | 190 | 44 | °C/W |
| TSSOP-14 | 240 | 43 | °C/W |

These ratings apply at 25 °C, unless otherwise noted. Note that stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

There are clamping diodes between the input pins and the power pins, and also between each other. When the input signal exceeds the supply rail by 0.3V, the input current is limited to 10 mA.

³ Limited by Over Temperature Protection (OTP).

⁴ IPC/JEDEC J-STD-020 Compliant

⁵ Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

⁶ ANSI/ESDA/JEDEC JS-001 Compliant

⁷ ANSI/ESDA/JEDEC JS-002 Complaint

 $^{^{8}~\}theta_{\text{JA}}$ addresses the conditions for soldering devices onto circuit boards to achieve surface mount packaging.

Specifications


The • denotes the specification which apply over the specified temperature range, otherwise specifications are at $V_S = \pm 15 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = 25 \text{ °C}$.


| Parameter | Symbol | Conditions | | Min | Тур | Max | Unit |
|------------------------------|----------------------------------|-------------------------------------|---|-----|---------|-----|-------|
| INPUT CHARACTERISTICS | , | | | | | | |
| | | B Grade, SOIC-8/SOIC-14 | | | 15 | 35 | μV |
| | | D Glaue, 3010-0/3010-14 | • | | 25 | 65 | μV |
| | | A Grade, SOIC-8/SOIC-14 | | | 15 | 35 | μV |
| Offset Voltage | Vos | 77 Grade, 6010 0/0010 14 | • | | 40 | 100 | μV |
| Chook Vollage | • 03 | B Grade, MSOP-8/TSSOP-14 | | | 25 | 55 | μV |
| | | B Grado, Meer of recor 11 | • | | 40 | 85 | μV |
| | | A Grade, MSOP-8/TSSOP-14 | | | 25 | 55 | μV |
| | | · | • | | 70 | 160 | μV |
| | | B Grade, SOIC-8/SOIC-14 | • | | 0.25 | 0.5 | μV/°C |
| Offset Voltage Drift | TCVos | A Grade, SOIC-8/SOIC-14 | • | | 0.5 | 1.0 | μV/°C |
| Check Vollage Dink | 10103 | B Grade, MSOP-8/TSSOP-14 | • | | 0.4 | 8.0 | μV/°C |
| | | A Grade, MSOP-8/TSSOP-14 | • | | 0.7 | 1.5 | μV/°C |
| Input Bias Current | I _B | | | | 5 | 25 | pА |
| | .0 | | • | | | 5 | nA |
| Input Offset Current | Ios | | | | | 10 | pА |
| | | | • | | | 2 | nA |
| Input voltage range | IVR | | | -15 | | 12 | V |
| Common-Mode Rejection Ratio | CMRR | V _{CM} = -15 V to 12 V | | 120 | 130 | | dB |
| | | | • | 114 | | | dB |
| | | R_L = 10 kΩ, Vo = ±10 V | | 126 | 140 | | dB |
| Open-Loop Voltage Gain | A _{VOL} | | • | 120 | | | dB |
| open zeep renage cam | 1 1/02 | $R_L = 2 k\Omega$, $Vo = \pm 10 V$ | | 126 | 140 | | dB |
| | | · | • | 120 | | | dB |
| Input Resistance/Capacitance | R _{IN} /C _{IN} | Differential Mode | | | 1.5/5.7 | | GΩ/pF |
| | | Common Mode | | | 2.5/1.7 | | TΩ/pF |
| OUTPUT CHARACTERISTICS | | | | | | | |
| | | R _L = 10 kΩ | | | 50 | 150 | mV |
| Output Voltage (High) | V _{OH} | KL - 10 KΩ | • | | 75 | 250 | mV |
| Output voltage (High) | V OH | $R_L = 2 k\Omega$ | | | 200 | 350 | mV |
| | | N 2 K12 | • | | 300 | 550 | mV |
| | | | | | 40 | 150 | mV |
| 0.4.1041; | | $R_L = 10 \text{ k}\Omega$ | • | | 60 | 250 | mV |
| Output Voltage (Low) | V _{OL} | D = 010 | | | 160 | 350 | mV |
| | | $R_L = 2 k\Omega$ | • | | 240 | 550 | mV |
| Short-Circuit Current | I _{SC} | | | | 67 | | mA |


| Parameter | Symbol | Conditions | | Min | Тур | Max | Unit |
|---------------------------------------|--------------------|--|---|------------|------|------------|-------------------|
| Open-Loop Output Impedance | Z _{OUT} | f = 1 kHz | | | 15 | | Ω |
| POWER SUPPLY | | | | | | | |
| Supply Current (per Amplifier) | I _{SY} | V _O = 0 V | • | | 1.0 | 1.1 1.2 | mA mA |
| Power Supply Rejection Ratio | PSRR | V _{SY} = ±3 V to ±18 V | • | 126 120 | 140 | | dB dB |
| DYNAMIC PERFORMANCE | | | | | | | |
| Slew Rate | SR | $R_L = 2 k\Omega$ | | | 2.3 | | V/µs |
| Gain Bandwidth Product | GBP | $R_L = 2 k\Omega$, $G = 100$, $VIN = 100 \text{ mV}_{P-P}$ | | | 3 | | MHz |
| O-Wine Time | | to 0.1 %, G = -1, 0 to 10 V step | | | 4.6 | | μs |
| Settling Time | ts | to 0.01 %, G = -1, 0 to 10 V step | | | 8.8 | | μs |
| Overload Recovery Time | tor | R_L = 10 k Ω , G = -10, VIN = ±2 V step | | | 330 | | ns |
| Total Harmonic Distortion + Noise | THD+N | $R_L = 2 k\Omega$, $G = 1$, $f = 1 kHz$, $V_O = 3.5 Vrms$ | | | -124 | | dB |
| Phase Margin | PM | $R_L = 2 k\Omega$, $G = 1$, $VIN = 100 \text{ mV}_{P-P}$ | | | 55 | | 0 |
| Multiple Amplifier Channel Separation | Cs | $R_L = 10 \text{ k}\Omega$, $f = 1 \text{ kHz}$ | | | 150 | | dB |
| NOISE PERFORMANCE | | | | | | | |
| Voltage Noise | e _{n,P-P} | 0.1 Hz to 10 Hz | | | 2 | | μV _{P-P} |
| Voltage Noise Density | en | f = 1 kHz | | | 11 | | nV/√Hz |
| Current Noise Density | i _n | f = 1 kHz | | | 2 | | fA /√Hz |
| OVER TEMPERATURE PROTECTION | | | | | | | |
| Trigger Temperature | T _{IN} | | | | 150 | | °C |
| Exit Temperature | T _{EXIT} | | | | 130 | | °C |
| TEMPERATURE RANGE | | Specified Temperature Range | | -40 | | 125 | °C |


Typical Performance Characteristics


Unless otherwise stated, $V_{SY} = \pm 15.0 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.


















Figure 35. Output Voltage Swing vs. Output Current

Theory of Operation

Post-package Trimming

The ZJA3000 precision operational amplifier boasts a carefully designed MOS input stage, enabling it to maintain an exceptionally low input current of 25 pA maximum at 25 °C. Taking precision to the next level, the ZJA3000 employs ZJW's proprietary post-package trimming technology ZHIJINGTRIM®. This innovative approach involves fine-tuning adjustments (as shown in Figure 36), offering distinct advantages over traditional laser trimming techniques used at the wafer test stage. This post-package trimming method not only minimizes inherent process variations introduced during wafer manufacturing, but also significantly reduces additional defects potentially generated during the plastic molding process. Ultimately, the trimming results in the ZJA3000's exceptional performance: ultra-low offset voltage (35 μV maximum at 25 °C) and ultra-low offset voltage drift (0.5 μV/°C maximum across the specified temperature range in SOIC-8 package). Furthermore, ZJA3000 delivers consistent high accuracy cross wide supply voltage range from 4.5 V to 36 V. These remarkable characteristics make the ZJA3000 the ideal choice for demanding applications, such as high-impedance sensors interface, precision filtering and high-voltage high-precision data acquisition.






Figure 36. Diagram of Post-package Trimming Scheme (Left) and Effect (Right)

Applications Information

Source Impedance, Input Bias Current Affect both Output Noise and System Offset Voltage

As shown in Figure 37, the output noise density of classic bipolar input stage amplifiers #1, #2, and ZJA3000 is depicted at the 1 kHz frequency point under various source impedances. Bipolar amplifiers typically have large input bias current, leading to significant input current noise. When the source impedance exceeds 100 k Ω , the system noise rapidly increases. In contrast, the ZJA3000 has exceptionally low input bias current, resulting in minimal input noise current, thus its noise contribution to the system is negligible. When the source impedance surpasses 10 k Ω , the system noise is mainly contributed by the source impedance, which appears in the graph as a straight line overlapping the black line representing the noise contributed by source impedance. Similarly, high source impedance can cause considerable system offset voltage and its temperature drift due to the amplifier's input bias current, input offset current, and their temperature drifts. These effects are common in bipolar input amplifiers and zero-drift amplifiers. The ZJA3000, however, leverages its exceptional low input current to fully guarantee low system offset voltage and its temperature drift.




Figure 37. System Total Noise vs. Source Impedance

Input Common Mode Voltage Range

While traditional bipolar amplifiers demand 1 V to 2 V of headroom from both supply rails for proper input common-mode voltage operation, often necessitating dual-supply configurations for applications with 0 V input common-mode signals, the ZJA3000 offers a distinct advantage. It accepts input common-mode voltages down to the negative supply rail, enabling seamless operation with both single and dual power supply designs. As illustrated in Figure 10, this capability, along with its wide supply voltage range (4.5 V to 36 V) and rail-to-rail output, empowers the ZJA3000 to address a broader spectrum of application requirements with exceptional flexibility.

Exceptional Linearity

Harnessing a proprietary linearity optimization design, the ZJA3000 achieves exceptional THD+N performance—reaching a remarkable minimum of -130 dB across the entire audio range and output amplitude, as shown in Figure 30 and Figure 31. This remarkable feat is made possible by its ultra-high open-loop gain, excellent frequency response, and extremely low noise characteristics.

Output Phase Reversal

Phase reversal is defined as a change of polarity in the amplifier transfer function. Many operational amplifiers exhibit phase reversal when the voltage applied to the input is greater than the maximum common-mode voltage. In some instances, this can cause permanent damage to the amplifier. In feedback loops, it can result in system lockups or equipment damage. The ZJA3000 is immune to phase reversal problems even at input voltages beyond the supplies.




Figure 38. ZJA3000 Has No Output Phase Reversal

Overload Recovery Time

Many zero-drift amplifiers, whether auto-zero or chopping, are plagued by a long overload recovery time, often in ms, due to the complicated settling behavior of the internal nulling loops after saturation of the outputs. Recovery time is important in many applications, particularly where the operational amplifier must amplify small signals in the presence of large transient voltages. The ZJA3000, as a continuous signal processing amplifier, stands out in this regard. Compared to zero-drift amplifiers, its overload recovery time is significantly shorter, falling within a remarkable 7 µs, as demonstrably shown in the table below.

| Model | Positive Overload Recovery (μs) | Negative Overload Recovery (µs) | | |
|--------------|---------------------------------|---------------------------------|--|--|
| ZJA3000 | 3.5 6.5 | | | |
| Competitor A | 12.3 | 18 | | |

Over Temperature Protection

Due to its high operating voltage (up to 36 V) and short-circuit current (up to 67 mA), the ZJA3000 can dissipate up to 2 W to 3 W of power during use. As thermal resistance for various package formats typically exceeds 100 °C/W, self-heating and the risk of permanent damage from high temperatures are concerns in real-world applications. To address this, the ZJA3000 incorporates an automatic over-temperature protection (OTP) function. When the chip temperature reaches 150 °C, OTP triggers, putting the chip into shutdown mode. Both input and output terminals enter a high-impedance state, significantly reducing power consumption and facilitating temperature drop. Once the chip cools down to 130 °C, OTP disengages, and the chip resumes normal operation.

Input Bias Current Return Path

As shown in Figure 39, a simple AC coupling can be achieved by connecting a capacitor (C_{IN}) in series between the non-inverting input (+) of the operational amplifier and the actual input (VIN) to isolate the DC voltage component of the input voltage. This coupling method is especially common in high-gain applications: when the gain is high, even a small DC voltage component at the amplifier input can affect the available output dynamic range of the op amp, and may even cause output saturation. However, for this AC coupling method located at the high-impedance input, if the input current of the positive input is not provided with a proper bias current return path, it will cause serious bias problems: in fact, the input bias current will slowly charge /discharge the capacitor C_{IN} , depending on the polarity of the input bias current, the capacitor will charge to the positive supply voltage or discharge to the negative supply voltage. This bias current caused offset voltage will be amplified by the op amp's closed-loop DC gain until the op amp's input voltage exceeds its input voltage range or the amplified output voltage exceeds its output voltage range, and this process may take a long time. For example, for an operational amplifier with an FET input stage, if its input current is 1 pA, through a 0.1 μ F capacitor, the offset voltage will be ramped at the speed of:

$$10 \text{ pA}/0.1 \mu\text{F} = 10 \mu\text{V/s} = 0.6 \text{ mV/min} = 36 \text{ mV/h}$$

When the closed-loop DC gain is 100, the output voltage ramp rate is 3.6 V/h. Therefore, the actual circuit will not show obvious failure until after several hours. Using an AC coupled oscilloscope for a short-term test may not be able to find this problem.




Figure 39. Incorrect AC-Coupled Op Amp Circuit

One simple solution is shown in Figure 40. A resistor (R_{IN}) is connected between the input of the operational amplifier and ground, providing an input bias current return path. Unlike operational amplifiers with FET inputs, traditional bipolar operational amplifiers need to set R_{IN} to the parallel value of R_{G} and R_{F} to minimize the input offset voltage caused by input bias current, considering the mismatching between the two inputs of the op amp. Since this resistor will introduce additional noise to the overall circuit, the value of the input coupling capacitor and the resistor should be balanced between non-ideal factors such as input impedance, input high-pass cutoff frequency, and input offset voltage according to actual needs. Typical resistor value is generally between 100 k Ω and 1 M Ω .




Figure 40. Creating an Input Bias Current Return Path

Applications and Implementation

Bandpass KRC Filter

The ZJA3000 series of amplifiers are particularly suitable for use in the design of precision filters, such as the typical KRC filter, as shown in Figure 41. With their excellent low offset and high CMRR performance, precision filters using ZJA3000 can guarantee stable performance over a wide input range while also having sufficient output dynamic range even at high gain. On the other hand, due to the ZJA3000-2/ZJA3000-4's ultra-high channel separation, even using the dual amplifiers in the same ZJA3000-2 can achieve excellent filter design without worrying about performance degradation caused by channel crosstalk.




Figure 41. Using ZJA3000-2 to Build a 2-stage Band-pass KRC Filter

Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors
 are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from +Vs to ground is applicable for single-supply applications.
 - Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in Figure 46, Figure 47, 错误!未找到引用源。 and 错误!未找到引用源。, keeping R_F, R_G and C_F close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following
 any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device
 packaging during the cleaning process. A low temperature, post cleaning bake at 85 °C for 30 minutes is sufficient for most
 circumstances.

Layout Example




Figure 42. Op Amp Schematic for Non-inverting Configuration




Figure 43. Layout of Op Amplifier in Non-Inverting Configuration (Silkscreen Layer)




Figure 44. Layout of Op Amplifier in Non-inverting Configuration (Top Layer)




Figure 45. Layout of Op Amplifier in Non-inverting Configuration (Bottom Layer)

Outline Dimensions




Figure 46. 8-Lead SOIC Package Dimensions shown in millimeters




Figure 47. 8-Lead MSOP Package Dimensions shown in millimeters




Figure 48. 14-Lead SOIC Package Dimensions shown in millimeters




Figure 49. 14-Lead TSSOP Package Dimensions shown in millimeters

Ordering Guide

| Model | Orderable Device | Status ¹ | Maximum V _{OS} & TCV _{OS} | Branding | Temperature Range (°C) | Package | External Package |
|-----------|------------------|---------------------|--|---------------|---------------------------|----------|------------------|
| | ZJA3000-1BSABT | ACTIVE | 35 μV & 0.5 μV/°C | 3000-1 | -40 to 125 | SOIC-8 | Tube |
| | ZJA3000-1BSABR | ACTIVE | 35 μV & 0.5 μV/°C | 3000-1 | -40 to 125 | SOIC-8 | 13" reel |
| | ZJA3000-1ASABT | ACTIVE | 35 μV& 1.0 μV/°C | 3000-1 | -40 to 125 | SOIC-8 | Tube |
| 7142000 4 | ZJA3000-1ASABR | ACTIVE | 35 μV& 1.0 μV/°C | 3000-1 | -40 to 125 | SOIC-8 | 13" reel |
| ZJA3000-1 | ZJA3000-1BUABT | ACTIVE | 55 μV & 0.8 μV/°C | 3000-1 | -40 to 125 | MSOP-8 | Tube |
| | ZJA3000-1BUABR | ACTIVE | 55 μV & 0.8 μV/°C | 3000-1 | -40 to 125 | MSOP-8 | 13" reel |
| | ZJA3000-1AUABT | ACTIVE | 55 μV & 1.5 μV/°C | 3000-1 | -40 to 125 | MSOP-8 | Tube |
| | ZJA3000-1AUABR | ACTIVE | 55 μV & 1.5 μV/°C | 3000-1 | -40 to 125 | MSOP-8 | 13" reel |
| | ZJA3000-2BSABT | ACTIVE | 35 μV & 0.5 μV/°C | 3000-2 or N5E | -40 to 125 | SOIC-8 | Tube |
| | ZJA3000-2BSABR | ACTIVE | 35 μV & 0.5 μV/°C | 3000-2 or N5E | -40 to 125 | SOIC-8 | 13" reel |
| | ZJA3000-2ASABT | ACTIVE | 35 μV & 1.0 μV/°C | 3000-2 or N5E | -40 to 125 | SOIC-8 | Tube |
| 7142000 0 | ZJA3000-2ASABR | ACTIVE | 35 μV & 1.0 μV/°C | 3000-2 or N5E | -40 to 125 | SOIC-8 | 13" reel |
| ZJA3000-2 | ZJA3000-2BUABT | ACTIVE | 55 μV & 0.8 μV/°C | 3000-2 or N5E | -40 to 125 | MSOP-8 | Tube |
| | ZJA3000-2BUABR | ACTIVE | 55 μV & 0.8 μV/°C | 3000-2 or N5E | -40 to 125 | MSOP-8 | 13" reel |
| | ZJA3000-2AUABT | ACTIVE | 55 μV & 1.5 μV/°C | 3000-2 or N5E | -40 to 125 | MSOP-8 | Tube |
| | ZJA3000-2AUABR | ACTIVE | 55 μV & 1.5 μV/°C | 3000-2 or N5E | -40 to 125 | MSOP-8 | 13" reel |
| | ZJA3000-4BSDBT | ACTIVE | 35 μV & 0.5 μV/°C | 3000-4 | -40 to 125 | SOIC-14 | Tube |
| | ZJA3000-4BSDBR | ACTIVE | 35 μV & 0.5 μV/°C | 3000-4 | -40 to 125 | SOIC-14 | 13" reel |
| | ZJA3000-4ASDBT | ACTIVE | 35 μV & 1.0 μV/°C | 3000-4 | -40 to 125 | SOIC-14 | Tube |
| 7142000 4 | ZJA3000-4ASDBR | ACTIVE | 35 μV & 1.0 μV/°C | 3000-4 | -40 to 125 | SOIC-14 | 13" reel |
| ZJA3000-4 | ZJA3000-4BUDBT | ACTIVE | 55 μV & 0.8 μV/°C | 3000-4 | -40 to 125 | TSSOP-14 | Tube |
| | ZJA3000-4BUDBR | ACTIVE | 55 μV & 0.8 μV/°C | 3000-4 | -40 to 125 | TSSOP-14 | 13" reel |
| | ZJA3000-4AUDBT | ACTIVE | 55 μV & 1.5 μV/°C | 3000-4 | -40 to 125 | TSSOP-14 | Tube |
| | ZJA3000-4AUDBR | ACTIVE | 55 μV & 1.5 μV/°C | 3000-4 | -40 to 125 | TSSOP-14 | 13" reel |

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.


ACTIVE: Product device recommended for new designs.

NRND: Not recommended for new designs. Device is in production to support existing customers, but ZJW does not recommend using this part in a new design. LIFEBUY: ZJW has announced that the device will be discontinued, and a lifetime-buy period is in effect.

OBSOLETE: ZJW has discontinued the production of the device.

¹ The marketing status values are defined as follows:

Product Order Model



Related Parts

| Part Number | Description Comments | | |
|--------------------------------------|--|--|--|
| ADC | | | |
| ZJC2020 | 20-bit 350 kSPS SAR ADC | Fully differential input, SINAD 101.4 dB, THD -118 dB | |
| ZJC2000/2010 | 18-bit 400 kSPS/200 kSPS SAR ADC | Fully differential input, SINAD 99.3 dB, THD -113 dB | |
| ZJC2001/2011 | 16-bit 500 kSPS/250 kSPS SAR ADC | Fully differential input, SINAD 95.3 dB, THD -113 dB | |
| ZJC2002/2012 | 16-bit 500 kSPS/250 kSPS SAR ADC | Pseudo-differential unipolar input, SINAD 91.7 dB, THD -105 dB | |
| ZJC2003/2013 | 10-bit 300 kg1 3/230 kg1 3 3Alt ADO | Pseudo-differential bipolar input, SINAD 91.7 dB, THD -105 dB | |
| ZJC2004/2014 | 18-bit 400 kSPS/200 kSPS SAR ADC | Pseudo-differential unipolar input, SINAD 94.2 dB, THD -105 dB | |
| ZJC2005/2015 ZJC2007/2017 | | Pseudo-differential bipolar input, SINAD 94.2 dB, THD -105 dB Pseudo-differential unipolar input, SINAD 85 dB, THD -105 dB | |
| ZJC2007/2017 ZJC2008/2018 | 14-bit 600 kSPS/300 kSPS SAR ADC | Pseudo-differential bipolar input, SINAD 85 dB, THD -105 dB | |
| ZJC2009 | Small size, 12-bit 1 MSPS SAR ADC | Single-ended input, SOT23-6, 2.3 V to 5 V, SINAD 73 dB, THD -89 dB | |
| ZJC2100/1-18 | 18-bit 400 kSPS/200 kSPS 4-ch differential SAR ADC, SIN | | |
| ZJC2100/1-16 | 16-bit 500 kSPS/250 kSPS 4-ch differential SAR ADC, SIN | | |
| ZJC2102/3-18 | 18-bit 400 kSPS/200 kSPS 8-ch pseudo-differential SAR A | | |
| ZJC2102/3-16 | 16-bit 500 kSPS/250 kSPS 8-ch pseudo-differential SAR A | • | |
| ZJC2102/3-14 | 14-bit 600 kSPS/300 kSPS 8-ch pseudo-differential SAR A | | |
| ZJC2104/5-18 ZJC2104/5-16 | 18-bit 400 kSPS/200 kSPS 4-ch pseudo-differential SAR A 16-bit 500 kSPS/250 kSPS 4-ch pseudo-differential SAR A | | |
| DAC | 10-bit 300 kgr 3/230 kgr 3 4-cit pseudo-uliferential 3AN A | ADC, SINAD 91.7 db, 1110 -103 db | |
| | 40/4C/44 bit 4 MCDC sizele showed DAC with | Davids or specific 0.1/ /7 (00744) as 1/ /0 /7 (00742) 4 a 1/ 0 alitab 0.010 0. MOOD 40/0 | |
| ZJC2541-18/16/14 ZJC2543-18/16/14 | 18/16/14-bit 1 MSPS single channel DAC with unipolar output | Power on reset to 0 V (ZJC2541) or V _{REF} /2 (ZJC2543), 1 nV-S glitch, SOIC-8, MSOP-10/8, DFN-10 packages | |
| ZJC2543-18/16/14 | ' ' | Power on reset to 0 V (ZJC2542) or V _{REF} /2 (ZJC2544), 1 nV-S glitch, SOIC-14, TSSOP-16, | |
| ZJC2542-18/16/14 ZJC2544-18/16/14 | 18/16/14-bit 1 MSPS single channel DAC with bipolar output | QFN-16 packages | |
| Amplifier | Siporal datpat | With to publicages | |
| ZJA3000-1/2/4 | Single/Dual/Quad 36 V low bias current precision | 2 MILE 25 11/ may 1/so 0.5 11//90 may TO1/so 25 nA may lhigh 1 mA/sh input to 1/ | |
| ZJA3000-1/2/4 ZJA3001-1/2/4 | Op Amps | 3 MHz, 35 μ V max Vos, 0.5 μ V/°C max TCVos, 25 pA max Ibias, 1 mA/ch, input to V-(ZJA3000 only), RRO, 4.5 V to 36 V | |
| ZJA3018-2 | OVP ±75 V, 36 V, Low Power, High Precision Op Amp | 1.3 MHz, 10 μV max Vos, 0.5 μV/°C max TCVos, 25 pA max Ibias, 0.5 mA/ch, OVP ±75 V | |
| ZJA3008-2 | 36 V, Low Power, High Precision Op Amp | (ZJA3018 only), RRO, 4.5 V to 36 V | |
| ZJA3512-2 | Dual 36 V 7 MHz precision JFET Op Amps | 7 MHz, 35 V/μS, 50 μV max Vos, 1 μV/°C max TCVos, 2 mA/ch, RRO, 9 V to 36 V | |
| ZJA3206/06/02-1/2 | Precision 24/11.6/5.3 MHz CMOS RRIO Op Amps | 24/11.6/5.3 MHz, RRIO, 30 μV max Vos, 1 μV/°C max TCVos, 0.6 pA lb, 2.7 V to 5.5 V | |
| ZJA3600/1 | 36 V ultra-high precision in-amp | CMRR 105 dB min (G = 1), 25 pA max lb, 25 µV max Vosi, ±2.4 V to ±18 V, -40 °C to 125 °C | |
| ZJA3611, ZJA3609 | 36 V precision wider bandwidth precision in-amp (G≥10) | CMRR 120 dB min (G = 10), 25 pA max Ibias, 25 µV max Vosi, 1.2 MHz BW (G = 10) | |
| ZJA3676/7 | Low power, G=1 Single/Dual 36 V difference amplifier | Input protection to ±65 V, CMRR 104 dB min (G = 1), Vos 100 μV max, gain error 15 ppm | |
| ZJA3678/9 | Low power, G=0.5/2 Single/Dual 36 V difference amplifier | max, 500 kHz BW (G = 1), 330 µA/channel, 2.7 V to 36 V | |
| ZJA3669 | High Common-Mode Voltage Difference Amplifier | ±270 V CMV, 2.5 kV ESD, 96 dB min CMRR, 450 kHz BW, 4 V to 36 V, SOIC-8 | |
| ZJA3100 | 15 V precision fully differential amplifier | 145 MHz, 447 V/μS, 50 nS to 16-bit, 50 μV max Vos, 4.6 mA lq, SOIC/MSOP-8, QFN-16 | |
| ZJA3236/26/22-2 | Low-cost 22/10/5 MHz CMOS RRIO Op Amps | 22/11/5 MHz, RRIO, 2 mV max Vos, 6 μV/°C max TCVos, 0.6 pA lb, 2.7 V to 5.5 V | |
| ZJA3622/8 | 36 V low-cost precision in-amp | 0.5 nA max Ibias, 125 μ V max Vosi, 625 kHz BW (G = 10), 3.3 mA lq, \pm 2.4 V to \pm 18 V | |
| Voltage Referen | се | | |
| ZJR1004 | 40 V supply precision voltage reference | V _{OUT} = 2.048/2.5/3/3.3/4.096/5/10 V, 5 ppm/°C max drift -40 °C to 125 °C | |
| ZJR1001/2 | 5.5 V low power voltage reference | V _{OUT} = 2.048/2.5/3/3.3/4.096/5 V, 5 ppm/°C max drift -40 °C to 125 °C, ±0.05% initial error, | |
| ZJR1003 | (ZJR1001 with noise filter option) | 130 μA, ZJR1001/2 in SOT23-6, ZJR1003 in SOIC/MSOP-8 | |
| Switches and M | ultiplexers | | |
| ZJG4438/4439 | 36 V fault protection 8:1/dual 4:1 multiplexer | Protection to ±50 V power on & off, latch-up immune, Ron 270 Ω, 14.8 pC, to _N 166 nS | |
| ZJG4428/4429 | 36 V 8:1/dual 4:1 multiplexer | Latch-up immune, Ron 270 Ω, 14.8 pC charge injection, ton 166 nS | |
| Quad Matching | Resistor | | |
| ZJM5400 | ±75 V precision match resistors | Mismatch < 100 ppm, 10k:10k:10k:10k, 100k:100k:100k:100k, 100k:10k:10k:10k:10k. 1k:1k:1k:1k:1k:1l. 1M:1M:1M:1M, 5k:1k:1k:5k, 5k:1.25k:1.25k:5k, 9k:1k:1k:9k, ESD: 3.5 kV | |