

# 36 V, 4-/8-Channel, Fault-Protected Analog Multiplexers

### **Features**

Fault and Overvoltage Protection: ±50 V power on,
 ±30 V power off

Latch-Up Proof Construction for all pins

Break-Before-Make Construction

Fast Switching Time: ton 166 nS; toff 135 nS

Low On Resistance: 270 Ω
 Off Leakage Current: 10 pA

• Charge Injection: 14.8 pC

• TTL and CMOS-Compatible Inputs

Supply Voltage: ±5 V to ±18 V

• Specified Temperature Range: -40 °C to 125 °C

# **Applications**

- Analog Input/Output Module
- · Industrial and Process Control Systems
- Instruments
- ATE
- Communication Systems
- Relay Replacement


## **General Description**


The ZJG4438 and ZJG4439 are analog multiplexers, with the ZJG4438 comprising eight single channels and the ZJG4439 comprising four differential channels. These multiplexers provide fault protection. Using optimized design, both device and signal source protection is provided in the event of an overvoltage or power loss. The multiplexer can withstand continuous overvoltage inputs from -50 V to +50 V. During fault conditions with power supplies off, the multiplexer input (or output) appears as an open circuit and only 2 nA of leakage current flows. This protects not only the multiplexer and the circuitry driven by the multiplexer, but also protects the sensors or signal sources which drive the multiplexer.

The ZJG4438 switches one of eight inputs to a common output as determined by the 3-bit binary address lines, A0, A1, and A2. The ZJG4439 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines, A0 and A1. An EN input on each device is used to enable or disable the device. When disabled, all channels are switched off.


ZJG4438/ZJG4439 are available in SOIC-16 and TSSOP-16 packages and are pin compatible with industry standards.

# **Functional Block Diagram**





# **Typical Application**



# **Table of Contents**

Features	1
Applications	1
General Description	1
Functional Block Diagram	1
Typical Application	1
Table of Contents	2
Revision History (Release B)	3
Pin Configuration and Function Description	4
Absolute Maximum Ratings	6
Thermal Resistance	6

Specifications	7
Typical Performance Characteristics	9
Terminology	12
Test Circuits	13
Theory of Operation	15
Applications Information	16
Outline Dimensions	19
Ordering Guide	20
Product Order Model	20
Related Parts	21

# Revision History (Release B) <sup>1</sup>

Jan. 2025 — Release B

**English Version** 

Added TSSOP-16 Pin Configuration, Terminology and Test Circuits

Updated Specifications, Ordering Guide, Product Order Model and Related Parts

Apr. 2024

Added -40 °C < T<sub>A</sub> < 85 °C specifications

Sep. 2023 — Release A

Mar. 2023 — Initial

Release B

Information furnished by ZJW Microelectronics is believed to be accurate and reliable. However, no responsibility is assumed by ZJW Microelectronics for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of ZJW Microelectronics. Trademarks and registered trademarks are the property of their respective owners.

# **Pin Configuration and Function Description**




Figure 1. ZJG4438 Pin Configuration (SOIC-16 & TSSOP-16)

Mnemonic	Pin No.	Description	
A0	1	Logic Control Input LSB.	
EN	Active High Digital Input. When low, the device is disabled, and all switches are off. When high, Ax logic in determine on switches.		
V <sub>SS</sub>	3	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.	
S1	4	Source Terminal 1. This pin can be an input or an output.	
S2	5	Source Terminal 2. This pin can be an input or an output.	
S3	6	Source Terminal 3. This pin can be an input or an output.	
S4	7	Source Terminal 4. This pin can be an input or an output.	
D	8	Drain Terminal. This pin can be an input or an output.	
S8	9	Source Terminal 8. This pin can be an input or an output.	
S7	10	Source Terminal 7. This pin can be an input or an output.	
S6	11	Source Terminal 6. This pin can be an input or an output.	
S5	12	Source Terminal 5. This pin can be an input or an output.	
$V_{DD}$	13	Most Positive Power Supply Potential.	
GND	14	Ground (0 V) Reference.	
A2	15	Logic Control Input MSB.	
A1	16	Logic Control Input.	

## **ZJG4438 Truth Table**

A2	A1	A0	EN	On Switch
X	X	X	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8




Figure 2. ZJG4439 Pin Configuration (SOIC-16 & TSSOP-16)

Mnemonic	Pin No.	Description		
A0	1	Logic Control Input LSB.		
EN	2	Active High Digital Input. When low, the device is disabled, and all switches are off. When high, Ax logic input determine on switches.		
Vss	3	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.		
S1A	4	Source Terminal 1A. This pin can be an input or an output.		
S2A	5	Source Terminal 2A. This pin can be an input or an output.		
S3A	6	Source Terminal 3A. This pin can be an input or an output.		
S4A	7	Source Terminal 4A. This pin can be an input or an output.		
DA	8	Drain Terminal A. This pin can be an input or an output.		
DB	9	Drain Terminal B. This pin can be an input or an output.		
S4B	10	Source Terminal 4B. This pin can be an input or an output.		
S3B	11	Source Terminal 3B. This pin can be an input or an output.		
S2B	12	Source Terminal 2B. This pin can be an input or an output.		
S1B	13	Source Terminal 1B. This pin can be an input or an output.		
V <sub>DD</sub>	14	Most Positive Power Supply Potential.		
GND	15	Ground (0 V) Reference.		
A1	16	Logic Control Input MSB.		

## **ZJG4439 Truth Table**

A1	A0	EN	On Switch Pair
X	X	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

# **Absolute Maximum Ratings 1**

Parameter	Rating
Supply Voltage	40 V
Input Voltage	-50 V to +50 V
Continuous Current, S or D	20 mA
Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle Maximum)	40 mA
Operating Temperature Range	-40 °C to 125 °C
Storage Temperature Range	-65 °C to 150 °C
Junction Temperature	-65 °C to 150 °C
Maximum Reflow Temperature 2	260 °C
Lead Temperature, Soldering (10 sec)	300 °C
Electrostatic Discharge (ESD) <sup>3</sup>	
Human Body Model (HBM) 4	2 kV
Charged Device Model (CDM) 5	1 kV

## Thermal Resistance 6

Package Type	θЈА	θυς	Unit
SOIC-16	94	23.5	°C/W
TSSOP-16	104	60	°C/W

These ratings apply at 25 °C, unless otherwise noted. Note that stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>&</sup>lt;sup>2</sup> IPC/JEDEC J-STD-020 Compliant.

<sup>&</sup>lt;sup>3</sup> Charged devices and circuit boards can discharge without detection.

Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>4</sup> ANSI/ESDA/JEDEC JS-001 Compliant.

<sup>&</sup>lt;sup>5</sup> ANSI/ESDA/JEDEC JS-002 Compliant.

<sup>6 0</sup> JA addresses the conditions for soldering devices onto circuit boards to achieve surface mount packaging.

# **Specifications**

The  $\bullet$  denotes the specification which apply over the specified temperature range, otherwise specifications are at  $V_{DD}$  = 15 V  $\pm$  10%,  $V_{SS}$  = -15 V  $\pm$  10%, GND = 0 V,  $T_A$  = 25 °C.

Parameter	Symbol	Conditions		Min.	Тур.	Max.	Unit
ANALOG SWITCH							
Analog Signal High					V <sub>DD</sub> - 1.4		٧
Analog Signal Low		Output open circuit			V <sub>SS</sub> + 1.4		V
Analog Signal High		Output looded 1 m			V <sub>DD</sub> - 2.2		V
Analog Signal Low		Output loaded, 1 mA			V <sub>SS</sub> + 2.2		٧
		$-10 \text{ V} \le \text{V}_S \le +10 \text{ V}, \text{ I}_S = 1 \text{ mA}, \text{ V}_{DD} = 15 \text{ V}, \text{ V}_{SS} = -15 \text{ V}$			270	320	Ω
On Resistance	R <sub>ON</sub>	-10 V = VS = +10 V, IS = 1 IIIA, VDD = 13 V, VSS = -13 V	•			530	Ω
		-40 °C < T <sub>A</sub> < 85 °C				430	Ω
		$  -10 \text{ V} \le \text{V}_S \le +10 \text{ V}, \text{ I}_S = 1 \text{ mA}, \text{ V}_{DD} = 15 \text{ V}, \text{ V}_{SS} = -15 \text{ V}$			5	7	%
On-Resistance Flatness	R <sub>FLAT(ON)</sub>	10 4 - 43 - 110 4, 13 - 111114, 400 - 10 4, 433 - 10 4	•			10	%
		-40 °C < T <sub>A</sub> < 85 °C				10	%
On-Resistance Match Between Channels	ΔR <sub>ON</sub>	$V_S = \pm 10 \text{ V}, I_S = 1 \text{ mA}$	•		0.5	3	%
LEAKAGE CURRENTS							
		V 40.V.V =40.V		-0.5	±0.01	+0.5	nA
Source Off Leakage	I <sub>S</sub> (Off)	$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}$	•	-4		+4	nA
		-40 °C < T <sub>A</sub> < 85 °C		-1		1	nA
		$V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}$		-0.5	±0.01	+0.5	nA
Drain Off Leakage	$I_D$ (Off)	VS - ±10 V, VD - +10 V		-0.2		+0.2	μΑ
		-40 °C < T <sub>A</sub> < 85 °C		-4		4	nA
		$V_{S} = V_{D} = \pm 10 \text{ V}$		-0.5	±0.01	+0.5	nA
Channel On Leakage	$I_D,I_S(ON)$	VS	•	-0.2		+0.2	μΑ
		-40 °C < T <sub>A</sub> < 85 °C		-4		4	nA
FAULT							
		V = .F0.V == F0.V V = 0.V		-2	±0.02	+2	nA
Source Leakage Current	I <sub>S</sub> (Fault)	$V_S = +50 \text{ V or } -50 \text{ V}, V_D = 0 \text{ V}$	•	-0.25		+0.25	μΑ
		-40 °C < T <sub>A</sub> < 85 °C		-25		25	nA
		$V_S = \pm 25 \text{ V}, V_D = \mp 10 \text{ V}$		-1	±0.01	+1	nA
Drain Leakage Current	I <sub>D</sub> (Fault)	V <sub>S</sub> - ±25 V, V <sub>D</sub> - +10 V	•	-0.2		+0.2	μΑ
		-40 °C < T <sub>A</sub> < 85 °C		-10		10	nA
Course Lections Current		$V_S = \pm 30 \text{ V}, V_{DD} = V_{SS} = V_D = V_{EN}, A0, A1, A2 = 0 \text{ V}$		-10	±0.1	+10	nA
Source Leakage Current (Power Supply Off)	I <sub>S</sub> (Fault)	vs - ±00 v, vDD - vss - vD - ven, A0, A1, A2 - 0 v	•	-0.25		+0.25	μΑ
(1 Owel Supply Oil)		-40 °C < T <sub>A</sub> < 85 °C		-25		25	nA


ZJG4438/ZJG4439 Data Sheet


DIGITAL INPUTS							
Input High Voltage	V <sub>INH</sub>		•	2.4			٧
Input Low Voltage	V <sub>INL</sub>		•			0.8	V
Input Current	I <sub>INL</sub> /I <sub>INH</sub>	V <sub>EN</sub> = 0 V or V <sub>DD</sub>	•			1	μA
DYNAMIC CHARACTERI	STICS 1						
ttransition		$R_L$ = 1 M $\Omega$ , $C_L$ = 35 pF, $V_{S1}$ = ±10 V, $V_{S8}$ = ±10 V	•		168	320	ns ns
topen		$R_L = 1 \text{ K}\Omega, C_L = 35 \text{ pF}, V_S = 5 \text{ V}$	•	50	139		ns
ton		$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 5 \text{ V}$	•		166	330	ns ns
toff		$R_L = 1 \text{ k}\Omega$ , $C_L = 35 \text{ pF}$ , $V_S = 5 \text{ V}$	•		135	170	ns
Settling Time		$t_{SETT}$ 0.1%, $R_L$ = 1 k $\Omega$ , $C_L$ = 35 pF, $V_S$ = 5 V			0.25		μ
Charge Injection		$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}$			14.8		рО
Off Isolation		$R_L$ = 1 k $\Omega$ , $C_L$ = 15 pF, f = 100 kHz, $V_S$ = 7 Vrms			-93		dE
Channel-to-Channel Crosstalk		$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , $f = 100 \text{ kHz}$ , $V_S = 7 \text{ Vrms}$			-104		dE
C <sub>S</sub> (Off)					2.6		рF
C (05)		ZJG4438			5.8		рF
C <sub>D</sub> (Off)		ZJG4439			3.2		рF
POWER SUPPLY							
I <sub>DD_ON</sub> , Iss_on		V <sub>DD</sub> = 15 V, V <sub>SS</sub> = -15 V, V <sub>EN</sub> = 2.4 V	•		0.07	0.15 0.2	m/
IDD_OFF, ISS_OFF		V <sub>DD</sub> = 15 V, V <sub>SS</sub> = -15 V, V <sub>EN</sub> = 0.8 V	•		0.05	0.15 0.2	m/
Power Supply Range				±5		±18	V
EMPERATURE RANGE	•					•	•
Specified				-40		125	°C


<sup>&</sup>lt;sup>1</sup> Guaranteed by design, not subject to production test.

# **Typical Performance Characteristics**

Unless otherwise stated,  $V_{DD}$  = 15 V,  $V_{SS}$  = -15 V, GND = 0 V,  $T_A$  = 25 °C.







# **Terminology**

#### $V_{DD}$

Most positive power supply potential.

#### Vss

Most negative power supply potential.

#### **GND**

Ground (0 V) reference.

#### Ron

Ohmic resistance between D and S.

#### $\Delta R_{ON}$

 $\Delta R_{ON}$  represents the difference between the  $R_{ON}$  of any two channels as a percentage of the maximum  $R_{ON}$  of those two channels.

#### R<sub>FLAT</sub> (ON)

Flatness is defined as the difference between the maximum and minimum value of the on resistance measured over the specified analog signal range and is represented by  $R_{\text{FLAT (ON)}}$ .

Flatness is calculated by

$$((R_{MAX} - R_{MIN})/R_{MAX} \times 100)$$

### **Ron Drift**

Change in  $R_{\text{ON}}$  when temperature changes by one degree Celsius.

### Is (Off)

Source leakage current when the switch is off.

#### In (Off

Drain leakage current when the switch is off.

## I<sub>D</sub>, I<sub>S</sub> (On)

Channel leakage current when the switch is on.

## $V_D(V_S)$

Analog voltage on Terminal D and Terminal S.

### Is (Fault—Power Supplies On)

Source leakage current when exposed to an overvoltage condition.

### I<sub>D</sub> (Fault—Power Supplies On)

Drain leakage current when exposed to an overvoltage condition.

## Is (Fault—Power Supplies Off)

Source leakage current with power supplies off.

### Cs (Off)

Channel input capacitance for off condition.

## C<sub>D</sub> (Off)

Channel output capacitance for off condition.

### C<sub>D</sub>, C<sub>S</sub> (On)

On switch capacitance.

## $C_{\text{IN}}$

Digital input capacitance.

#### ton (EN)

Delay time between the 50% and 90% points of the digital input and switch on condition.

## toff (EN)

Delay time between the 50% and 90% points of the digital input and switch off condition.

#### **t**TRANSITION

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

#### **t**OPEN

Off time measured between 80% points of both switches when switching from one address state to another.

### $V_{INL}$

Maximum input voltage for Logic 0.

#### $V_{\mathsf{INH}}$

Minimum input voltage for Logic 1.

#### I<sub>INL</sub> (I<sub>INH</sub>)

Input current of the digital input.

#### **Off Isolation**

A measure of unwanted signal coupling through an off channel.

### **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

#### $I_{DD}$

Positive supply current.

#### Iss

Negative supply current.

# **Test Circuits**




Figure 16. On Resistance




Figure 17. Is (Off)




Figure 18. I<sub>D</sub> (Off)




Figure 19. I<sub>D</sub> (On)




Figure 20. Input Leakage Current (with Overvoltage)




Figure 21. Input Leakage Current (with Power Supplies Off)





Figure 22. Off Isolation



 $\label{eq:channel_crosstalk} \text{CHANNEL-TO-CHANNEL CROSSTALK} = 20 \log \frac{\text{Vout}}{\text{V}_{\text{S}}}$ 

Figure 23. Channel-to-Channel Crosstalk




Figure 24. Switching Time of Multiplexer, trransition




Figure 25. Break-Before-Make Delay, topen




Figure 26. Enable Delay, t<sub>ON</sub> (EN), t<sub>OFF</sub> (EN)





Figure 27. Charge Injection

# **Theory of Operation**

The ZJG4438/ZJG4439 multiplexers are capable of withstanding overvoltages from -50 V to +50 V, irrespective of whether the power supplies are present or not. Each channel of the multiplexer consists of an N-channel MOSFET, a P-channel MOSFET, and an N-channel MOSFET, connected in series. When the analog input exceeds the power supplies, one of the MOSFETs saturates, limiting the current. The current during a fault condition is determined by the load on the output. The architecture enables these multiplexers to withstand continuous overvoltages.

When an analog input of  $(V_{SS})$  + 2.2 V to  $(V_{DD})$  – 2.2 V (output loaded, 1 mA) is applied to the ZJG4438/ZJG4439, the multiplexer behaves as a standard multiplexer, with specifications similar to a standard multiplexer, for example, the on-resistance is 270  $\Omega$  typically. However, when an overvoltage is applied to the device, one of the three MOSFETs saturates.


Figure 28 to Figure 31 show the conditions of the three MOSFETs for the various overvoltage situations. When the analog input applied to an on channel approaches the positive power supply line, the N-channel MOSFET saturates because the voltage on the analog input exceeds the difference between  $V_{DD}$  and the N-channel threshold voltage ( $V_{TN}$ ). When a voltage more negative than  $V_{SS}$  is applied to the multiplexer, the P-channel MOSFET saturates because the analog input is more negative than the difference between  $V_{SS}$  and the P-channel threshold voltage ( $V_{TP}$ ). Because  $V_{TN}$  is nominally 1.4 V and ( $V_{TP}$ ) – 1.4 V, the analog input range to the multiplexer is limited to ( $V_{SS}$ ) + 1.4 V to ( $V_{DD}$ ) – 1.4 V (output open circuit) when a ±15 V power supply is used.



N-CHANNEL MOSFET IS ON VDD P-CHANNEL MOSFET IS OFF

Figure 28. +50 V Overvoltage Input to the On Channel

Figure 29. -50 V Overvoltage on an Off Channel with Multiplexer Power On






Figure 30. +50 V Overvoltage with Power Off

Figure 31. -50 V Overvoltage with Power Off

When the power supplies are present, but the channel is off, again either the P-channel MOSFET M2 or one of the N-channel MOSFET M1 remains off when an overvoltage occurs.

When the power supplies are off, the gate of each MOSFET is at ground. A negative overvoltage switches on the N-channel MOSFET M1, but the bias produced by the overvoltage causes the P-channel MOSFET M2 to remain turned off. With a positive overvoltage, the MOSFET M1 in the series remains off because the gate to source voltage applied to this MOSFET is negative.


During fault conditions (power supplies off), the leakage current into and out of the ZJG4438/ZJG4439 is limited to 10 nA. This limit protects both the multiplexer and subsequent circuitry from overstress as well as protects the signal sources that drive the multiplexer. Furthermore, the other channels of the multiplexer remain unaffected by the overvoltage and continue to operate normally.

# **Applications Information**

High-voltage multiplexers are frequently used at the very front of a system's external interface, demanding high performance and exceptional safety and reliability. To protect expensive electronic devices, system designers demand that the multiplexer withstand fault signals significantly exceeding the supply voltages. Moreover, given the unpredictable power-on sequence of the system and external signals, the multiplexers must withstand these fault signals irrespective of their power-on or power-off state. Multiplexers incorporating over-voltage protection significantly streamline system design, resulting in smaller, more cost-effective, and more robust systems with shorter development cycles.

When ZJG4438 and ZJG4439 are powered off, the switch is automatically in the off state. In this state, the inputs can withstand voltages ranging from -30 V to +30 V with only nA-level leakage current. When powered by  $\pm 15$  V and in the off state, the input voltage tolerance increases to -50 V to +50 V, while maintaining nanoampere-level input leakage current and the output remains clamped within the power rails.

As illustrated in Figure 32 and Figure 33, under identical fault conditions where the input voltage exceeds the power rail, ZJG4438 and ZJG4439 exhibit both lower leakage current and higher input voltage tolerance compared to competing parts, regardless of power state. This superior performance effectively protects systems from potential damage.






Figure 32. ZJG4438 Leakage Current Is (Power off)

Figure 33. ZJG4438 Leakage Current Is (Power on, switch off)

A latch-up happens at the system's front end can lead to severe consequences, often requires a full system reset or causes hardware damage. ZJG4438 and ZJG4439 mitigate this risk by ensuring that all pins—including input, output, and logic control pins—are inherently latch-up free. This key feature simplifies system design and maintenance while enhancing overall system reliability.

On-resistance (Ron) is a key parameter for analog switches and multiplexers. ZJG4438 and ZJG4439 offer a typical Ron of 270  $\Omega$ . Unlike many high-voltage analog switches and multiplexers, where Ron can significantly increase as the signal approaches the power rails, ZJG4438 and ZJG4439 exhibit superior Ron flatness over a wider voltage range, as shown in Figure 34. This characteristic makes them ideal for high-precision data acquisition systems requiring 16-bit or greater accuracy.




Figure 34. ZJG4438 On Resistance vs. Input Voltage

Leakage current when the switch is on is a critical DC specification for analog switches and multiplexers, as it decides system accuracy. Higher leakage current leads to increased measurement error, making the device less suitable for precision data acquisition systems. ZJG4438 and ZJG4439 exhibit excellent leakage current characteristics, as illustrated in Figure 35. When powered by ±15 V with a ±10 V input, they achieve a leakage current of 10 pA at room temperature. Over the temperature range of -40 °C to 85 °C, the leakage current remains below 4 nA, and even at -40 °C to 125 °C, it stays within 200 nA. These low leakage currents make them ideal for 14-bit or greater data acquisition systems.




Figure 35. ZJG4438 Leakage Current when Turned On

Charge injection, which occurs during switching, can interfere with input signals and degrade system linearity. As shown in Figure 36, ZJG4438 exhibits a lower charge injection of 14.8 pC and maintains superior flatness across the entire input range compared to competing parts.




Figure 36. ZJG4438 Charge Injection vs. Source Voltage V<sub>S</sub>

ZJG4438 and ZJG4439 offer fast switching times of 166 ns  $t_{ON}$  and 135 ns  $t_{OFF}$ . They are in break-before-make construction and the crosstalk between channels is just 104 dB. In the off state, they exhibit low input capacitance  $C_S$  of 2.6 pF and output capacitance  $C_D$  of 5.8 pF for ZJG4438 and 3.2 pF for ZJG4439. Their CMOS and TTL-compatible parallel interfaces simplify integration and ease of use.

## **Outline Dimensions**




Figure 37. 16-Lead SOIC Package Dimensions Shown in Millimeters





Figure 38. 16-Lead TSSOP Package Dimensions Shown in Millimeters

# **Ordering Guide**

Model	Orderable Device	Function	Temperature Range (°C)	Package	External Package	
	ZJG4438ASEBT			SOIC-16	Tube	
ZJG4438	ZJG4438ASEBR	8:1 Multiplexer	-40 to +125	SOIC-16	13" Reel	
ZJG4430	ZJG4438AUEBT		o. i Mullipiexei	-40 (0 +125	TSSOP-16	Tube
ZJG4438AUEBR	ZJG4438AUEBR			TSSOP-16	13" Reel	
	ZJG4439ASEBT	4:1 Differential Multiplexer	4:1 Differential		SOIC-16	Tube
7104420	ZJG4439ASEBR			40 to . 125	SOIC-16	13" Reel
ZJG4439	ZJG4439AUEBT		-40 to +125	TSSOP-16	Tube	
ZJG4439AUE	ZJG4439AUEBR			TSSOP-16	13" Reel	

# **Product Order Model**



# **Related Parts**

Part Number	Description	Comments
ADC		
ZJC2020	20-bit 350 kSPS SAR ADC	Fully differential input, SINAD 101.4 dB, THD -118 dB
ZJC2000/2010	18-bit 400 kSPS/200 kSPS SAR ADC	Fully differential input, SINAD 99.3 dB, THD -113 dB
ZJC2001/2011	16-bit 500 kSPS/250 kSPS SAR ADC	Fully differential input, SINAD 95.3 dB, THD -113 dB
ZJC2002/2012	16-bit 500 kSPS/250 kSPS SAR ADC	Pseudo-differential unipolar input, SINAD 91.7 dB, THD -105 dB
ZJC2003/2013	10-bit 300 k3F3/230 k3F3 3AR ADC	Pseudo-differential bipolar input, SINAD 91.7 dB, THD -105 dB
ZJC2004/2014 ZJC2005/2015	18-bit 400 kSPS/200 kSPS SAR ADC	Pseudo-differential unipolar input, SINAD 94.2 dB, THD -105 dB Pseudo-differential bipolar input, SINAD 94.2 dB, THD -105 dB
ZJC2007/2017 ZJC2008/2018	14-bit 600 kSPS/300 kSPS SAR ADC	Pseudo-differential unipolar input, SINAD 85 dB, THD -105 dB Pseudo-differential bipolar input, SINAD 85 dB, THD -105 dB
ZJC2009	Small size, 12-bit 1 MSPS SAR ADC	Single-ended input, SOT23-6, 2.3 V to 5 V, SINAD 73 dB, THD -89 dB
ZJC2100/1-18	18-bit 400 kSPS/200 kSPS 4-ch differential SAR ADC, SINA	
ZJC2100/1-16	16-bit 500 kSPS/250 kSPS 4-ch differential SAR ADC, SINA	
ZJC2102/3-18 ZJC2102/3-16	18-bit 400 kSPS/200 kSPS 8-ch pseudo-differential SAR AD	
ZJC2102/3-16 ZJC2102/3-14	16-bit 500 kSPS/250 kSPS 8-ch pseudo-differential SAR AD 14-bit 600 kSPS/300 kSPS 8-ch pseudo-differential SAR AD	
ZJC2104/5-18	18-bit 400 kSPS/200 kSPS 4-ch pseudo-differential SAR AD	
ZJC2104/5-16	16-bit 500 kSPS/250 kSPS 4-ch pseudo-differential SAR AD	
DAC		
ZJC2541-18/16/14	18/16/14-bit 1 MSPS single channel DAC with	Power on reset to 0 V (ZJC2541) or V <sub>REF</sub> /2 (ZJC2543), 1 nV-S glitch, SOIC-8, MSOP-10/8,
ZJC2543-18/16/14	unipolar output	DFN-10 packages
ZJC2542-18/16/14	18/16/14-bit 1 MSPS single channel DAC with	Power on reset to 0 V (ZJC2542) or V <sub>REF</sub> /2 (ZJC2544), 1 nV-S glitch, SOIC-14, TSSOP-16,
ZJC2544-18/16/14	bipolar output	QFN-16 packages
Amplifier		
ZJA3000-1/2/4	Single/Dual/Quad 36 V low bias current precision	3 MHz, 35 μV max Vos, 0.5 μV/°C max TCVos, 25 pA max Ibias, 1 mA/ch, input to V-
ZJA3001-1/2/4	Op Amps	(ZJA3000 only), RRO, 4.5 V to 36 V
ZJA3018-2	OVP ±75 V, 36 V, Low Power, High Precision Op Amp	1.3 MHz, 10 μV max Vos, 0.5 μV/°C max TCVos, 25 pA max Ibias, 0.5 mA/ch, OVP ±75 V
ZJA3008-2	36 V, Low Power, High Precision Op Amp	(ZJA3018 only), RRO, 4.5 V to 36 V
ZJA3512-2	Dual 36 V 7 MHz precision JFET Op Amps	7 MHz, 35 V/μS, 50 μV max Vos, 1 μV/°C max TCVos, 2 mA/ch, RRO, 9 V to 36 V
ZJA3206/06/02-1/2	Precision 24/11.6/5.3 MHz CMOS RRIO Op Amps	24/11.6/5.3 MHz, RRIO, 30 μV max Vos, 1 μV/°C max TCVos, 0.6 pA lb, 2.7 V to 5.5 V
ZJA3600/1	36 V ultra-high precision in-amp	CMRR 105 dB min (G = 1), 25 pA max lb, 25 $\mu$ V max Vosi, $\pm$ 2.4 V to $\pm$ 18 V, -40 °C to 125 °C
ZJA3611, ZJA3609	36 V precision wider bandwidth precision in-amp (G≥10)	CMRR 120 dB min (G = 10), 25 pA max Ibias, 25 µV max Vosi, 1.2 MHz BW (G = 10)
ZJA3676/7	Low power, G = 1 Single/Dual 36 V difference amplifier	Input protection to ±65 V, CMRR 104 dB min (G = 1), Vos 100 µV max, gain error 15 ppm
ZJA3678/9	Low power, G = 0.5/2 Single/Dual 36 V difference amplifier	max, 500 kHz BW (G = 1), 330 μA/channel, 2.7 V to 36 V
ZJA3669	High Common-Mode Voltage Difference Amplifier	±270 V CMV, 2.5 kV ESD, 96 dB min CMRR, 450 kHz BW, 4 V to 36 V, SOIC-8
ZJA3100	15 V precision fully differential amplifier	145 MHz, 447 V/μS, 50 nS to 16-bit, 50 μV max Vos, 4.6 mA lq, SOIC/MSOP-8, QFN-16
ZJA3236/26/22-2	Low-cost 22/10/5 MHz CMOS RRIO Op Amps	22/11/5 MHz, RRIO, 2 mV max Vos, 6 μV/°C max TCVos, 0.6 pA lb, 2.7 V to 5.5 V
ZJA3622/8	36 V low-cost precision in-amp	0.5 nA max Ibias, 125 $\mu$ V max Vosi, 625 kHz BW (G = 10), 3.3 mA Iq, $\pm$ 2.4 V to $\pm$ 18 V
Voltage Referen	ce	
ZJR1004	40 V supply precision voltage reference	V <sub>OUT</sub> = 2.048/2.5/3/3.3/4.096/5/10 V, 5 ppm/°C max drift -40 °C to 125 °C
ZJR1001/2	5.5 V low power voltage reference	$V_{\text{OUT}}$ = 2.048/2.5/3/3.3/4.096/5 V, 5 ppm/°C max drift -40 °C to 125 °C, ±0.05% initial error,
ZJR1003	(ZJR1001 with noise filter option)	130 μA, ZJR1001/2 in SOT23-6, ZJR1003 in SOIC/MSOP-8
ZJR1302	5.5 V low power compact precision voltage reference	V <sub>OUT</sub> = 2.048/2.5/3/3.3/4.096 V, 30 ppm/°C max drift -40 °C to 125 °C, 130 μA, SOT23-3
Switches and M	ultiplexers	
ZJG4438/4439	36 V fault protection 8:1/dual 4:1 multiplexer	Protection to ±50 V power on & off, latch-up immune, Ron 270 Ω, 14.8 pC, t <sub>oN</sub> 166 nS
ZJG4428/4429	36 V 8:1/dual 4:1 multiplexer	Latch-up immune, Ron 270 Ω, 14.8 pC charge injection, t <sub>ON</sub> 166 nS
<b>Quad Matching</b>	Resistor	
ZJM5400	±75 V precision match resistors	Mismatch < 100 ppm, 10k:10k:10k:10k, 100k:100k:100k:100k, 100k:10k:10k:10k:100k, 1k:1k:1k:1k, 1M:1M:1M:1M, 5k:1k:1k:5k, 5k:1.25k:1.25k:5k, 9k:1k:1k:9k, ESD: 3.5 kV