











SN75LVCP601

SLLSE41H-JUNE 2010-REVISED MARCH 2016

SN75LVCP601 Two-Channel 6-Gbps SATA Redriver

Features

- 1.5-, 3-, or 6-Gbps Two-Channel Redriver
- Integrated Output Squelch
- Programmable RX and TX Equalization and De-Emphasis Width Control
- Power-Save Feature Lowers Power by >80% in Auto Low-Power Mode
- Low Power
 - <220 mW (Typ)</p>
 - <50 mW (in Auto Low-Power Mode)</p>
 - <5 mW (in Standby Mode)
- **Excellent Jitter and Loss Compensation** Capability to Over 24-Inch (61-cm) FR4 Trace
- 20-Pin 4-mm x 4-mm QFN Package
- High Protection Against ESD Transient

 HBM: 10,000 V CDM: 1,500 V MM: 200 V

Pin-Compatible With LVCP412A and MAX4951

Applications

- **Notebooks**
- **Desktops**
- **Docking Stations**
- Servers
- Workstations

3 Description

The SN75LVCP601 device is a dual-channel, singlelane SATA redriver and signal conditioner supporting data rates up to 6 Gbps. The device complies with SATA physical link 2m and 3i specifications. The SN75LVCP601 operates from one 3.3-V supply and has $100-\Omega$ line termination with a self-biasing feature, making the device suitable for ac coupling. The inputs incorporate an out-of-band (OOB) detector, which automatically squelches the output while maintaining a stable common-mode voltage compliant to the SATA link. The device design also handles spreadspectrum clocking (SSC) transmission per the SATA specification.

The SN75LVCP601 device handles interconnect losses at both its input and output. The input stage of each channel offers selectable equalization settings that are programmable to match the loss in the channel. The differential outputs provide selectable de-emphasis to compensate for the expected distortion that the SATA signal experiences. The level of equalization and de-emphasis settings depends on the length of interconnect and its characteristics. The setting of signal control pins EQ1, EQ2, DE1, and DE2 controls both equalization and de-emphasis levels.

This device is hot-plug capable (requires the use of ac-coupling capacitors at differential inputs and outputs), thus preventing device damage under device hot-insertion, in such cases as: async signal plug or removal, unpowered plug or removal, powered plug or removal, surprise plug or removal

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN75LVCP601	WQFN (20)	4.00 mm × 4.00 mm


(1) For all available packages, see the orderable addendum at the end of the data sheet.


PC/WS MB ICH HDD

eSATA

connector

eSATA





PC/Workstation

Motherboard



Ta	h	ما	Ωf	Co	nte	nte
ıa	_		v.	\mathbf{u}	1116	

1	Features 1	8	Detailed Description	1
2	Applications 1		8.1 Overview	1
3	Description 1		8.2 Functional Block Diagram	1
4	Revision History2		8.3 Feature Description	18
5	Pin Configuration and Functions 4		8.4 Device Functional Modes	18
6	Specifications	9	Application and Implementation	19
•	6.1 Absolute Maximum Ratings		9.1 Application Information	
	6.2 ESD Ratings		9.2 Typical Application	19
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	2!
	6.4 Thermal Information	11	Layout	2
	6.5 Electrical Characteristics		11.1 Layout Guidelines	2
	6.6 Power Dissipation Characteristics		11.2 Layout Example	
	6.7 Timing Requirements	12	Device and Documentation Support	2
	6.8 Switching Characteristics		12.1 Community Resources	2 ²
	6.9 Typical Characteristics		12.2 Trademarks	2 ⁻
7	Parameter Measurement Information 11		12.3 Electrostatic Discharge Caution	2 ⁻
	7.1 Jitter and VOD Results: Case 1 at 6 Gbps 12		12.4 Glossary	2 ⁻
	7.2 Jitter and VOD Results: Case 2 at 3 Gbps	13	Mechanical, Packaging, and Orderable	
	7.3 Jitter and VOD Results: Case 3 at 1.5 Gbps 15		Information	2
	·			
R	evision History			

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision G (January 2016) to Revision H	ge
•	Changed pin DE1 number From: 8 To: 9 in the <i>Pin Functions</i> table	4
<u>•</u>	Changed pin DE2 number From: 9 To: 8 in the <i>Pin Functions</i> table	. 4
Cł	nanges from Revision F (June 2015) to Revision G	ge
•	Changed Pin 8 name To: DE2 and Pin 9 name To: DE1 in Figure 27	20
Cł	nanges from Revision E (January 2014) to Revision F	ge
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Added Storage temperature to the Absolute Maximum Ratings table	. 5
•	Moved timing parameters out of Electrical Characteristics and into Timing Requirements	. 8
•	Moved switching parameters out of Electrical Characteristics and into Switching Characteristics	. 8
Cł	nanges from Revision D (January 2013) to Revision E	ge
•	Changed DJ _{TX} (UI = 333 ps) From: Max = 0.19 To: Max = 0.07	. 8
•	Changed DJ _{TX} (UI = 167 ps) From: Max = 0.34 To: Max = 0.16	
Cł	nanges from Revision C (October 2012) to Revision D	ge

Submit Documentation Feedback


Copyright © 2010–2016, Texas Instruments Incorporated





Changes from Revision B (February 2012) to Revision C	Page
Deleted Diff _{VppTX} row	7
Inserted Diff _{VppTX_DE} row	7
Changed Figure 5 caption	
Revised text of the Output Ed-Emphasis section	18
Deleted setting recommendations on pulse durations for DEW1 and DEW2	18
Changes from Revision A (October 2011) to Revision B	Page
Changed pin type from CML to VML for pins 4, 5, 14, 15 in the <i>Pin Functions</i> table	4
Changes from Original (June 2010) to Revision A	Page
Changed pin EN number From: 4 To: 7 in the Pin Functions table	4

5 Pin Configuration and Functions



Pin Functions

PIN		PIN TYPE	DESCRIPTION
NAME	NO.	PINITPE	DESCRIPTION
CONTROL PINS			
DE1 ⁽¹⁾	9	I, LVCMOS	Selects de-emphasis settings for CH 1 and CH 2 per Table 1.
DE2 ⁽¹⁾	8	I, LVCIVIOS	Internally tied to V _{CC} / 2.
DEW1	16		De-emphasis width control for CH 1 and CH 2.
DEW2	6	I, LVCMOS	0 = De-emphasis pulse duration, short 1 = De-emphasis pulse duration, long (default)
EN	7	I, LVCMOS	Device enable and disable pin, internally pulled to V _{CC} . 0 = Device in standby mode 1 = Device enabled (default)
EQ1 ⁽¹⁾	17	1.11/01/00	Selects equalization settings for CH 1 and CH 2 per Table 1.
EQ2 ⁽¹⁾	19	I, LVCMOS	Internally tied to V _{CC} / 2.
HIGH-SPEED DIF	FERENTIAL I/	0	
RX1N	2	I, CML	
RX1P	1	I, CML	Noninverting and inverting CML differential input for CH 1 and CH 2. These pins
RX2N	12	I, CML	connect to an internal voltage bias via a dual-termination resistor circuit.
RX2P	11	I, CML	
TX1N	14	O, VML	
TX1P	15	O, VML	Noninverting and inverting VML differential output for CH 1 and CH 2. These pins
TX2N	4	O, VML	connect internally to voltage bias via termination resistors.
TX2P	5	O, VML	
POWER			
GND	3, 13, 18	Power	Supply ground
VCC	10, 20	Power	Positive supply must be 3.3 V ± 10%

Internally biased to VCC / 2 with >200-kΩ pullup or pulldown. When 3-state pins are left as NC, board leakage at the pin pad must be
 μA; otherwise, drive to VCC / 2 to assert mid-level state.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		M	IIN	MAX	UNIT
V _{CC}	Supply voltage range (2)	-(0.5	4	V
Valtage renge	Differential I/O	-(0.5	4	V
Voltage range	Control I/O	-(0.5	VCC + 0.5	V
Continuous power dissipation				er Dissipation acteristics	
T _{stg}	Storage temperature			150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to the network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±10000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V
		Machine model ⁽³⁾	±200	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

typical values for all parameters are V_{CC} = 3.3 V and T_A = 25°C; all temperature limits are specified by design

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3	3.3	3.6	V
C _{COUPLING}	Coupling capacitor		12		nF
	Operating free-air temperature	0		85	°C

6.4 Thermal Information

		SN75LVCP601	
	THERMAL METRIC ⁽¹⁾	RTJ (WQFN)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	38	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	40	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	0.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	15.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽³⁾ Tested in accordance with JEDEC Standard 22, Test Method A115-A.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

over operating	g free-air temperature range (unles					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DEVICE PARA	AMETERS					
P _D	Power dissipation in active mode	DEWx = EN = VCC, EQx = DEx = NC, K28.5 pattern at 6 Gbps, V_{ID} = 700 m V_{p-p}		215	288	mW
P _{SD}	Power dissipation in standby mode	EN = 0 V, DEWx = EQx = DEx = NC, K28.5 pattern at 6 Gbps, V_{ID} = 700 m V_{p-p}			5	mW
I _{CC}	Active-mode supply current	EN = 3.3 V, DEWx = 0 V, EQx = DEx = NC, K28.5 pattern at 6 Gbps, V _{ID} = 700 mV _{p-p}		65	80	mA
I _{CC_ALP}	Acive power-save mode I _{CC}	When device is enabled and auto low-power conditions are met		6.5	10	mA
I _{CC_STDBY}	Standby mode supply current	EN = 0 V			1	mA
	Maximum data rate			1	6	Gbps
OUT-OF-BANK	D (OOB)					
V _{OOB}	Input OOB threshold	f = 750 MHz	50	78	150	mVpp
D _{VdiffOOB}	OOB differential delta				25	mV
D _{VCMOOB}	OOB common-mode delta				50	mV
CONTROL LO	GIC					
V _{IH}	Input high voltage	For all control pins	1.4			V
V _{IL}	Input low voltage				0.5	V
VIN _{HYS}	Input hysteresis			115		mV
		EQx, DEx = VCC			30	
I _{IH}	High-level input current	EN, DEWx = VCC			1	μΑ
		EQx, DEx = GND	-30			μΑ
I _{IL}	Low-level input current	EN, DEWx = GND	-10			
RECEIVER AC	C/DC					
Z _{DIFFRX}	Differential-input impedance		85	100	115	Ω
Z _{SERX}	Single-ended input impedance		40			Ω
VCM _{RX}	Common-mode voltage			1.8		V
		f = 150 MHz to 300 MHz	18	28		
		f = 300 MHz to 600 MHz	14	17		
RL _{DiffRX}	Differential-mode return loss (RL)	f = 600 MHz to 1.2 GHz	10	12		dB
Billiox	,	f = 1.2 GHz to 2.4 GHz	8	9		
		f = 2.4 GHz to 3 GHz	3	9		
RX _{DiffRLSlope}	Differential-mode RL slope	f = 300 MHz to 6 GHz (see Figure 1)		-13		dB/dec
DillYLOlope	'	f = 150 MHz to 300 MHz	5	10		
		f = 300 MHz to 600 MHz	5	17		
RL _{CMRX}	Common-mode return loss	f = 600 MHz to 1.2 GHz	2	23		dB
CIVIICX		f = 1.2 GHz to 2.4 GHz	1	16		
		f = 2.4 GHz to 3 GHz	1	12		
V_{diffRX}	Differential input voltage PP	f = 1.5 GHz and 3 GHz	120		1600	mVppd
dilikx	2 mererman in part remage 1.1	f = 150 MHz to 300 MHz	30	41		pp u
		f = 300 MHz to 600 MHz	30	38		
		f = 600 MHz to 1.2 GHz	20	32		
		. 333 1111 12 10 112 01 12	20	02		
IBov	Impedance balance	f = 1.2 GHz to 2.4 GHz	10	26		dВ
IB_RX	Impedance balance	f = 1.2 GHz to 2.4 GHz f = 2.4 GHz to 3 GHz	10	26 25		dB
IB_RX	Impedance balance	f = 1.2 GHz to 2.4 GHz f = 2.4 GHz to 3 GHz f = 3 GHz to 5 GHz	10 10 4	26 25 20		dB

Submit Documentation Feedback

Copyright © 2010–2016, Texas Instruments Incorporated



Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRANSMITTE	R AC/DC					
Z_{diffTX}	Pair differential impedance		85	100	122	Ω
Z _{SETX}	Single-ended impedance		40			Ω
V _{TXtrans}	Sequencing transient voltage	Transient voltages on the serial data bus during power sequencing (lab load)	-1.2		1.2	V
		f = 150 MHz to 300 MHz	14	24		
		f = 300 MHz to 600 MHz	8	19		
RL _{DiffTX}	Differential-mode return loss	f = 600 MHz to 1.2 GHz	6	14		dB
		f = 1.2 GHz to 2.4 GHz	6	10		
		f = 2.4 GHz to 3 GHz	3	10		
TX _{DiffRLSlope}	Differential-mode RL slope	f = 300 MHz to 3 GHz (see Figure 1)		-13		dB/dec
RL _{CMTX}		f = 150 MHz to 300 MHz	5	20		
		f = 300 MHz to 600 MHz	5	19		
	Common-mode return loss	f = 600 MHz to 1.2 GHz	2	17		dB
		f = 1.2 GHz to 2.4 GHz	1	12		
		f = 2.4 GHz to 3.0 GHz	1	11		
		f = 150 MHz to 300 MHz	30	41		
		f = 300 MHz to 600 MHz	30	38		
		f = 600 MHz to 1.2 GHz	20	33		dB
IB_TX	Impedance balance	f = 1.2 GHz to 2.4 GHz	10	24		
		f = 2.4 GHz to 3 GHz	10	26		
		f = 3 GHz to 5 GHz	4	22		
		f = 5 GHz to 6.5 GHz	4	21		
		f = 3 GHz, DE1 or DE2 = 0		0		
DE	Output de-emphasis (relative to transition bit)	f = 3 GHz, DE1 or DE2 = 1		-2		dB
	transition bity	f = 3 GHz, DE1 or DE2 = NC		-4		
		f = 3 GHz, DE1 or DE2 = 0		550		
Diff _{VppTX_DE}	Differential output-voltage swing dc level	f = 3 GHz, DE1 or DE2 = 1		830		mV
	do level	f = 3 GHz, DE1or DE2 = NC		630		
		At 1.5 GHz		20	50	mVppd
VCM _{AC_TX}	TX AC CM voltage	At 3 GHz		12	26	dBmV
		At 6 GHz		13	30	(rms)
VCM _{TX}	Common-mode voltage			1.8		V
TxR/F _{Imb}	TX rise-fall imbalance	At 3 Gbps		6%	20%	
TxAmp _{Imb}	TX amplitude imbalance			2%	10%	

6.6 Power Dissipation Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
P_D	Device power dissipation in active mode	215	288	mW
P _{SD}	Device power dissipation under standby mode		5	mW



6.7 Timing Requirements

			MIN	NOM	MAX	UNIT
DEVICE PARA	METERS					
AutoLP _{ENTRY}	Auto low-power entry time	Electrical idle at input (see Figure 4)	80	105	130	μs
AutoLP _{EXIT}	Auto low-power exit time	After first signal activity (see Figure 4)		42	50	ns
TRANSMITTE	R AC/DC					
	De america de metica	DEW1 or DEW2 = 0		94		
t _{DE}	De-emphasis duration	DEW1 or DEW2 = 1		215		ps
OUT-OF-BANI	O (OOB)		•		•	
t _{OOB1}	OOB mode enter	See Figure 4		3	5	ns
t _{OOB2}	OOB mode exit	See Figure 4		3	5	ns

6.8 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		TYP	MAX	UNIT
DEVICE F	PARAMETERS					
t _{PDelay}	Propagation delay	Measured using K28.5 pattern (see Figure 2)		323	400	ps
t _{ENB}	Device enable time	EN 0 → 1			5	μs
t _{DIS}	Device disable time	EN 1 → 0			2	μs
RECEIVE	R AC/DC					
t _{20-80RX}	Rise/fall time	Rise times and fall times measured between 20% and 80% of the signal. SATA 6-Gbps speed measured 1 in, (2.5 cm) from device pin.	62		75	ps
t _{skewRX}	Differential skew	Difference between the single-ended midpoint of the RX+ signal rising or falling edge, and the single-ended midpoint of the RX– signal falling or rising edge.			30	ps
TRANSM	ITTER AC/DC					
t _{20-80TX}	Rise/fall time	Rise times and fall times measured between 20% and 80% of the signal. At 6 Gbps under no load conditions.	42	55	75	ps
t _{skewTX}	Differential skew	Difference between the single-ended mid-point of the TX+ signal rising or falling edge, and the single-ended mid-point of the TX- signal falling or rising edge.		6	20	ps
TRANSM	ITTER JITTER					
DJ _{TX}	Deterministic jitter ⁽¹⁾ at CP in Figure 9	VID = 500 mVpp, UI = 333 ps, K28.5 control character		0.06	0.07	Ulp-p
RJ_{TX}	Residual random jitter ⁽¹⁾	VID = 500 mVpp, UI = 333 ps, K28.7 control character		0.01	2	ps-rms
DJ _{TX}	Deterministic jitter ⁽¹⁾ at CP in Figure 9	VID = 500 mVpp, UI = 167 ps, K28.5 control character		0.08	0.16	Ulp-p
RJ_{TX}	Residual random jitter ⁽¹⁾	VID = 500 mVpp, UI = 167 ps, K28.7 control character		0.09	2	ps-rms

⁽¹⁾ TJ = (14.1 x RJ_{SD} + DJ), where RJ_{SD} is one standard deviation value of RJ Gaussian distribution. Jitter measurement is at the SATA connector and includes jitter generated at the package connection on the printed circuit board, and at the board interconnect as shown in Figure 9.






Figure 1. TX, RX Differential Return Loss Limits

Figure 2. OOB Enter and Exit Timing




Figure 3. Propagation Delay Timing Diagram




Figure 4. Auto Low-Power Mode Enter and Exit Timing





Figure 5. TX Differential Output

6.9 Typical Characteristics





7 Parameter Measurement Information

- Input signal characteristics
 - Data rate = 6 Gbps, 3 Gbps, 1.5 Gbps
 - Amplitude = 500 mVp-p
 - Data pattern = K28.5
- SN75LVCP601 device setup
 - Temperature = 25°C
 - Voltage = 3.3 V
 - De-emphasis duration = 117 ps (short)
 - Equalization and de-emphasis set to optimize performance at 6 Gbps

With LVCP601




Figure 8. Performance Curve Measurement Setup





Figure 9. Jitter Measurement Test Condition

Copyright © 2010–2016, Texas Instruments Incorporated



7.1 Jitter and VOD Results: Case 1 at 6 Gbps




Submit Documentation Feedback


Copyright © 2010–2016, Texas Instruments Incorporated



Jitter and VOD Results: Case 1 at 6 Gbps (continued)



7.2 Jitter and VOD Results: Case 2 at 3 Gbps



TEXAS INSTRUMENTS

Jitter and VOD Results: Case 2 at 3 Gbps (continued)





Figure 19. Test Point 5 Without LVCP601




7.3 Jitter and VOD Results: Case 3 at 1.5 Gbps





Jitter and VOD Results: Case 3 at 1.5 Gbps (continued)






8 Detailed Description

8.1 Overview

The SN75LVCP601 device is a dual-channel, single-lane SATA redriver and signal conditioner supporting data rates up to 6 Gbps.

This device complies with SATA physical link 2m and 3i specifications. The SN75LVCP601 device is designed to handle interconnect losses at both its input and output. The input stage of each channel offers selectable equalization settings that can be programmed to match the loss of the channel. The outputs provide selectable de-emphasis to compensate for the distortion the SATA signal is expected to experience. The level of equalization and de-emphasis settings depend on the length of interconnect and it's characteristics. Equalization for input trace and output trace are individually controlled by the setting of EQ1 and EQ2. De-emphasis levels for input and output trace are individually controlled by the setting of DE1, DE2, DEW1 and DEW2 pins.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Figure 25. Data Flow Block Diagram

8.3 Feature Description

8.3.1 Input Equalization

Each differential input of the SN75LVCP601 device has programmable equalization in its front stage. Table 1 lists the equalization. The input equalizer design recovers a signal even when no eye is present at the receiver, and effectively supports FR4 trace at the input anywhere from 4 in. (10.2 cm) to 20 in. (50.8 cm) at SATA 6G speed.

8.3.2 Output De-Emphasis

The SN75LVCP601 device provides the de-emphasis settings shown in Table 1. De-emphasis control is independent for each channel, controlled by the DE1 and DE2 pin settings as shown in Table 1. The reference for the de-emphasis settings available in the device is the transition bit amplitude for each given configuration; this transition bit amplitude is different at 0 dB than the –2-dB and –4-dB settings by design. DEW1 and DEW2 control the DE durations for channels one and two, respectively. Table 1 lists the recommended settings for these control pins. Output de-emphasis is capable of supporting FR4 trace at the output anywhere from 2 in. (5.1 cm) to 12 in. (30.5 cm) at SATA 3G/6G speed.

CH1 OR CH2 CH1 OR CH2 Equalization DE1 OR DE2 **DE-EMPHASIS** EQ1 OR EQ2 dB (at 6 Gbps) dB (at 6 Gbps) NC (default) -4 NC (default) 0 0 7 0 0 1 -2 1 14 **DEVICE FUNCTION** → **DE WIDTH FOR CH1/CH2 DEW1 OR DEW2** 0 De-emphasis pulse duration, short 1 (default) De-emphasis pulse duration, long

Table 1. TX and RX EQ and DE Pulse-Duration Settings

8.3.3 Out-of-Band (OOB) Support

The squelch detector circuit within the device enables full detection of OOB signaling as specified in the SATA specification. The device does not detect differential signal amplitude at the receiver input of 50 mVpp or less an activity, and hence does not passed it to the output. The device detects differential signal amplitude of 150 mVp-p or more as an activity and therefore passes it to the output, providing an indication of the activity. Squelch circuit ON or OFF time is 5 ns, maximum. While in squelch mode, outputs are held to VCM.

8.4 Device Functional Modes

8.4.1 Low-Power Mode

There are two low-power modes supported by the SN75LVCP601 device, listed as follows:

- 1. Standby mode (triggered by the EN pin, EN = 0 V)
 - The enable (EN) pin controls th low-power mode. Pulling this pin LOW puts the device in standby mode within 2 μs (max). In this mode, the device drives all its active components to their quiescent level, and differential outputs Hi-Z (open). Maximum power dissipation in this mode is 5 mW. Exiting from this mode to normal operation requires a maximum latency of 5 μs.
- 2. Auto low-power mode (triggered when a given channel is in the electrically idle state for more than 100 μ s and EN = VCC)
 - The device enters and exits low-power mode by actively monitoring the input signal (VIDp-p) level on each of its channels independently. When the input signal on either or both channels is in the electrically idle state, that is, VIDp-p < 50 mV and stays in this state for >100 μs, the associated channel enters into the low-power state. In this state, output of the associated channel goes to VCM and the device selectively shuts off some circuitry to lower power by >80% of its normal operating power. Exit time from the auto low-power mode is <50 ns.</p>



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN75LVCP601 is a dual-channel SATA redriver and signal conditioner supporting data rates of 6 Gbps. The inputs incorporate an OOB (out-of-band) detector, which automatically squelches the output while maintaining a stable common-mode voltage compliant to the SATA link.





Figure 26. Typical SN75LVCP601 Placement in the System

9.2 Typical Application

This typical application describes how to configure the EQ, DE, and DEW configuration pins of the SN75LVCP601 device based on board trace length between the SATA Host and the SN75LVCP601 and SATA Device. Actual configuration settings may differ due to additional factors such as board layout, trace widths, and connectors used in the signal path.

Typical Application (continued)



Copyright © 2016, Texas Instruments Incorporated

- (1) Place supply capacitors close to device pin.
- (2) With no external control is implemented, one can leave EN open or tie it to the supply .
- (3) Output de-emphasis setting is for -2 dB, EQ for 7 dB, and DE duration for SATA I/II/III operation for both channels.
- (4) Actual EQ/DE duration settings depend on device placement relative to host and SATA connector.

Figure 27. Typical Device Implementation

9.2.1 Design Requirements

Typically, system trace length from the SATA host to the SN75LVCP601 device and trace length from the SN75LVCP601 device to a SATA device differ and require different equalization and de-emphasis settings for the host side and device side.

For example:

- A system with a 6-inch trace from the SN75LVCP601 device to a SATA host may set EQ1 (Rx1±) to 7 dB, and DE2 (Tx2±) to -2 dB and DEW2 (Tx2±) to long pulse duration.
- The same system with a 1-inch trace from the SN75LVCP601 device to a SATA HDD may set EQ2 (Rx2±) to 0 dB, and DE1 (Tx1±) to 0 dB and DEW1 (Tx1±) to short pulse duration.

Refer to *Application Curves* for recommended EQ, DE and DEW settings based on trace length. It is highly recommended to add both pullup- and pulldown-resistor options in the layout to fine-tune the settings if needed.

Product Folder Links: SN75LVCP601

Input Signal Characteristics:

Data Rate: 6 GbpsPattern: PRBS7No pre-emphasis

Signal amplitude: 500 mVp-p

18-inch SMA cable from test equipment to input and output trace

TIIL DOCUMENTATION FEEDDACK



Typical Application (continued)




Figure 28. Measurement Set-up

9.2.2 Detailed Design Procedure

9.2.2.1 Equalization Configuration

Each differential input of the SN75LVCP601 device has programmable equalization in the front stage. The equalization setting is shown in Table 2. The input equalizer is designed to recover a signal even when no eye is present at the receiver and effectively supports FR4 trace input from 3 inches to greater than 24 inches at SATA 6 Gbps speed.

Table 2. Equalization Settings

EQ1, EQ2	CH1, CH2 EQUALIZATION dB (AT 6 Gbps)
NC	0
0	7
1	14

9.2.2.2 De-emphasis Configuration

The SN75LVCP601 device provides the de-emphasis settings shown in Table 3. De-emphasis is controlled independently for each channel and is set by the DE1, DE2, DEW1 and DEW2 pins of the SN75LVCP601 device. The recommended settings for these pins are listed in *Application Curves*. Output de-emphasis is capable of supporting FR4 trace lengths at the output from 3 inches to 12+ inches at SATA 6 Gbps speed.

Table 3. De-emphasis Settings

DE1, DE2	CH1, CH2 DE-EMPHASIS dB (AT 6 Gbps)
0	0
1	-2
NC	-4


Table 4. DE Width Control

DEW1, DEW2	DE-EMPHASIS WIDTH FOR CH1, CH2
0	Short de-emphasis pulse duration
1	Long de-emphasis pulse duration




9.2.3 Application Curves

9.2.3.1 SN75LVCP601 Equalization Settings For Various Input Trace Lengths







Copyright © 2010–2016, Texas Instruments Incorporated



9.2.3.2 SN75LVCP601 De-emphasis Settings For Various Output Trace Lengths




Figure 45. Output Eye (TP4)




10 Power Supply Recommendations


The design of SN75LVCP601 device is for operation from one 3.3-V supply. Always practice proper power-supply sequencing procedure. Apply VCC first, before application of any input signals to the device. The power-down sequence is in reverse order.

11 Layout

11.1 Layout Guidelines



Redriver on Motherboard



Example: Suggested trace-length values are values based on TI spice simulations (done over programmable limits of input EQ and output de-emphasis) to meet SATA loss and jitter specification.

Actual trace length supported by the LVCP601 may be more or less than suggested values and depends on board layout, trace widths, and number of connectors used in the SATA signal path.

Figure 46. Trace Length Example for LVCP601

Copyright © 2010–2016, Texas Instruments Incorporated

Product Folder Links: SN75LVCP601

11.2 Layout Example




Figure 47. SN65LVCP601 EVM



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 14-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(0)
SN75LVCP601RTJR	Active	Production	QFN (RTJ) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 85	LVC601
SN75LVCP601RTJR.Z	Active	Production	QFN (RTJ) 20	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 85	LVC601
SN75LVCP601RTJT	Active	Production	QFN (RTJ) 20	250 SMALL T&R	Yes	Call TI Nipdau	Level-2-260C-1 YEAR	0 to 85	LVC601
SN75LVCP601RTJT.Z	Active	Production	QFN (RTJ) 20	250 SMALL T&R	Yes	Call TI	Level-2-260C-1 YEAR	0 to 85	LVC601
SN75LVCP601RTJTG4.Z	Active	Production	QFN (RTJ) 20	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 85	LVC601

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2023

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75LVCP601RTJR	QFN	RTJ	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
SN75LVCP601RTJT	QFN	RTJ	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

www.ti.com 17-Apr-2023




*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75LVCP601RTJR	QFN	RTJ	20	3000	367.0	367.0	35.0
SN75LVCP601RTJT	QFN	RTJ	20	250	210.0	185.0	35.0

4 x 4, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- $ilde{igspace}$ Check thermal pad mechanical drawing in the product datasheet for nominal lead length dimensions.



RTJ (S-PWQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206256-3/V 05/15

NOTE: All linear dimensions are in millimeters



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated